GB1278373A - Input synchronizer circuit - Google Patents
Input synchronizer circuitInfo
- Publication number
- GB1278373A GB1278373A GB3609970A GB3609970A GB1278373A GB 1278373 A GB1278373 A GB 1278373A GB 3609970 A GB3609970 A GB 3609970A GB 3609970 A GB3609970 A GB 3609970A GB 1278373 A GB1278373 A GB 1278373A
- Authority
- GB
- United Kingdom
- Prior art keywords
- gate
- output
- input
- low
- nand
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
Abstract
1278373 Logic and switching circuits NORTH AMERICAN ROCKWELL CORP 24 July 1970 [12 Dec 1969] 36099/70 Heading H3T In Fig. 1, NAND gates 2, 5 respond to an input at 3 when a clock pulse # 1 occurs, the output being held by a regenerative feedback loop 12 and gate 9 (e.g. OR gate) until the next clock pulse. When NAND gate 2 has both inputs high, input 6 to NAND gate 5 is low and so output 7 is high. The invertor 11 gives a low input to OR gate 9 therefore, so that when # 1 ends, the output of OR gate 9 goes low and output is maintained high. If input 3 goes low then NAND gate 2 output is high, and when # 1 again goes high to make OR gate output high then NAND gate 5 output low and the regenerative circuit 5, 11, 9 sets to the opposite state. The gates use F.E.T.s (Fig. 2, not shown); a series pair (21, 22) form gate 2, and another series pair (34, 38) from gate 5, the OR function being introduced by a F.E.T. (39) in parallel with F.E.T. (38). The invertor is another F.E.T. (49) and each gate 2, 5 and the invertor has a respective load F.E.T. (30, 45, 55).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US88452569A | 1969-12-12 | 1969-12-12 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1278373A true GB1278373A (en) | 1972-06-21 |
Family
ID=25384824
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB3609970A Expired GB1278373A (en) | 1969-12-12 | 1970-07-24 | Input synchronizer circuit |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS5119736B1 (en) |
DE (1) | DE2037161A1 (en) |
GB (1) | GB1278373A (en) |
NL (1) | NL7012469A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4399377A (en) * | 1979-01-23 | 1983-08-16 | National Research Development Corporation | Selectively operable bit-serial logic circuit |
US5111480A (en) * | 1987-09-28 | 1992-05-05 | Siemens Aktiengesellschaft | Method for equalization of the pulse widths of a digital signal |
-
1970
- 1970-07-24 GB GB3609970A patent/GB1278373A/en not_active Expired
- 1970-07-27 DE DE19702037161 patent/DE2037161A1/en active Pending
- 1970-08-24 NL NL7012469A patent/NL7012469A/xx unknown
- 1970-10-16 JP JP45091551A patent/JPS5119736B1/ja active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4399377A (en) * | 1979-01-23 | 1983-08-16 | National Research Development Corporation | Selectively operable bit-serial logic circuit |
US5111480A (en) * | 1987-09-28 | 1992-05-05 | Siemens Aktiengesellschaft | Method for equalization of the pulse widths of a digital signal |
Also Published As
Publication number | Publication date |
---|---|
JPS5119736B1 (en) | 1976-06-19 |
NL7012469A (en) | 1971-06-15 |
DE2037161A1 (en) | 1971-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1150127A (en) | Digital circuitry. | |
GB1161455A (en) | Improved Signal Gating Circuit | |
GB1342099A (en) | Logic circuit using complementary type insulated gate field effect transistors | |
GB1366772A (en) | Field effect transistor inverter circuits | |
GB1362210A (en) | Electronic interference suppression device and method of operation thereof | |
GB957203A (en) | Transistor signal storage and transfer circuits | |
GB1278650A (en) | Frequency divider circuit | |
GB1333645A (en) | Divider circuits | |
GB1283623A (en) | Logical circuit building block | |
GB1278373A (en) | Input synchronizer circuit | |
GB1027318A (en) | Improved logic circuits | |
GB1240110A (en) | Improvements in or relating to switching circuits | |
GB1483068A (en) | Circuit comprised of insulated gate field effect transistors | |
GB1400849A (en) | Frequency divider | |
GB1101660A (en) | A bistable circuit | |
GB1140620A (en) | Improvements in or relating to multistable circuit arrangements responsive to clock pulses (jk flip-flops) | |
US3986128A (en) | Phase selective device | |
GB959390A (en) | Data latching circuits | |
ES400068A1 (en) | Cell for sequential circuits and circuits made with such cells | |
GB1262128A (en) | Jk-flip-flop | |
GB1259237A (en) | ||
GB1420787A (en) | Electronic binary checking circuit injectable preparations | |
GB1464842A (en) | Resettable toggle flip-flop | |
GB1454190A (en) | Logical arrays | |
GB1250493A (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |