GB1271593A - Automatic telecommunication system - Google Patents

Automatic telecommunication system

Info

Publication number
GB1271593A
GB1271593A GB3283470A GB3283470A GB1271593A GB 1271593 A GB1271593 A GB 1271593A GB 3283470 A GB3283470 A GB 3283470A GB 3283470 A GB3283470 A GB 3283470A GB 1271593 A GB1271593 A GB 1271593A
Authority
GB
United Kingdom
Prior art keywords
time
incoming
writing
switching system
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB3283470A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Standard Electric Corp
Original Assignee
International Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Standard Electric Corp filed Critical International Standard Electric Corp
Publication of GB1271593A publication Critical patent/GB1271593A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/062Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
    • H04J3/0629Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators in a network, e.g. in combination with switching or multiplexing, slip buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

1,271,593. Time-division-multiplex switching systems. INTERNATIONAL STANDARD ELECTRIC CORP. 7 July, 1970 [14 July, 1969], No. 32834/70. Heading H4K. In a t.d.m. switching system in which the signals on incoming p.c.m. highways have a bit rate which drifts or persistently overruns or underruns the bit rate in the time frames of the switching system, incoming p.c.m. codes are stored in channel stores associated with each incoming highway and are read out to a selected outgoing channel on an outgoing highway as and when addressed by a common control computer, writing of received p.c.m. codes into their associated channel stores being effected either at the beginning or the middle of a switching system channel slot so that should one of these writing periods happen to lie at the junction between received time slots the other period will be available clearly within a received time slot, it being a consequence of switching from one writing period to the other that should the channel store involved with the change of writing be at that time also addressed for reading, the channel code could be lost, it being arranged, by initially selecting the outgoing time slot in relation to the time slot of reception, that at the start of the writing in of codes reading out of those codes is effected after a spacing in time which ensures a predetermined future period of transmission across the exchange with no risk of loss due to writing time changeover. As shown in Fig. 1 incoming p.c.m. highways H0 to H(n-1) each have a channel store SS in which, row by row, 8 or 10-bit p.c.m. codes are set up as received by series to parallel converters S/P. The 10-bit codes transmit five 2-bit valves. A central computer, not shown, selectively reads out codes from the channel stores of SS to gate them, in parallel over an 8 or 10-wire intermediate highway IH, to an appropriate parallel to series converter P/S so as to place the code in a selected channel in an outgoing highway. The stores SS have 32 rows corresponding to 32 channels in each frame of a highway multiplex. In the case of 16 incoming and 16 outgoing highways, Fig. 2 shows how in each time slot of the switching system a p.c.m. code set up in a series to parallel converter S/P can be written into its associated channel store either in a writing period T A or a writing period T B . During the periods H0 to H15 distributed in the time slot as shown, read out can take place from the associated store or any other associated store as addressed by the control computer, in order to transfer a p.c.m. code in that time slot to one of the outgoing highways H0 to H15. If, as shown at b in Fig. 2, both writing periods T A and T B lie within the time slots on an incoming highway either may be employed for writing. If, however, as a result of drift or frequency difference, the incoming time slots shift relative to the time slots of the switching system a time arrives when, as shown at c in Fig. 2, one of the writing periods coincides with the junction between two received time slots and is consequently of no use. Whenever a writing period moves into a position of inutility, writing is switched from that period to the other period thereby reducing or increasing by half a time slot the storage time of the p.c.m. codes according to whether the exchange is overtaking or is being overtaken by the incoming highway. Whenever it becomes necessary in respect of a highway to switch from one writing period to the other the possibility of code loss exists if a channel store is subject to reading in the same exchange time slot as is involved in changeover of writing period. From the onset of a connection when a time slot is chosen on an outgoing highway (such time slots being the time slots of the switching system) it is possible to predict the time to the first coincidence of writing period changeover and channel store read-out from the nature of the difference between the incoming channel frequency and the switching system frequency and, more particularly, from the initial spacing in time between the incoming and outgoing time slots. In accordance with the invention, therefore, the controlling computer inspects the synch signals on all incoming highways to keep a record of relative displacements between incoming and switching system time slots, the switching system time slots being those used on all outgoing highways. Such displacement records are updated at intervals of about one minute by means of the circuit of Fig. 3, not shown, which gates a nominated highway to a synch code detector and records time of receipt in accordance with the switching system time frame. Given the time slot of a received channel the computer establishes the currently coincident time slot in the switching system. Choice of the coincident time slot for the outgoing highway would result immediately in coincidence of writing in and reading out of the incoming channel store, with consequent code loss should change of writing period take place. To avoid this the computer bars choice of this time slot for the outgoing channel and thereby ensures a specific delay of some few minutes before a code loss due to writing period changeover occurs. The masking from choice of just this one slot will be sufficient in the case of an ordinary speech connection. In the case of a high grade speech connection three slots are masked to extend the specific delay before a code loss occurs by an order of magnitude. In the case of data signalling, either across the switching system or to the system computer by way of a dedicated highway, a mask extending over ten slots is employed. If the difference between incoming and switching system clocks is variable about a mean synchronism the masks employed are symmetrical about the switching system time slot coincident with incoming time slot. If, however, the difference is constantly one way over prolonged periods the masks extend from the coincident time slot in one direction or the other depending on the direction of the difference. With four-wire connections the mask required for one direction of transmission across the switching system is the inverse of that for the other direction.
GB3283470A 1969-07-14 1970-07-07 Automatic telecommunication system Expired GB1271593A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH1072869A CH501344A (en) 1969-07-14 1969-07-14 Method for switching through PCM channels in a centrally controlled electronic telecommunications switching system

Publications (1)

Publication Number Publication Date
GB1271593A true GB1271593A (en) 1972-04-19

Family

ID=4366194

Family Applications (1)

Application Number Title Priority Date Filing Date
GB3283470A Expired GB1271593A (en) 1969-07-14 1970-07-07 Automatic telecommunication system

Country Status (7)

Country Link
BE (1) BE753348A (en)
CH (1) CH501344A (en)
DE (1) DE2033648C3 (en)
ES (1) ES381722A1 (en)
FR (1) FR2064798A5 (en)
GB (1) GB1271593A (en)
NL (1) NL7009939A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1540998A (en) * 1975-05-19 1979-02-21 Post Office Digital switching centre
DE2936938A1 (en) * 1979-09-12 1981-04-02 Siemens AG, 1000 Berlin und 8000 München CIRCUIT ARRANGEMENT FOR COMPENSATING THE PHASE DIFFERENCES BETWEEN THE DISTANCE CLOCK ON A PCM TIME MULTIPLEX LINE CONNECTING TO A PCM SWITCHING CENTER AND THE OFFICIAL STOCK OF THIS SWITCHING CENTER
AU558405B2 (en) * 1982-08-26 1987-01-29 British Telecommunications Public Limited Company Aligner for digital tx system

Also Published As

Publication number Publication date
FR2064798A5 (en) 1971-07-23
CH501344A (en) 1970-12-31
DE2033648C3 (en) 1979-04-19
DE2033648A1 (en) 1971-02-18
NL7009939A (en) 1971-01-18
BE753348A (en) 1971-01-13
ES381722A1 (en) 1972-12-01
DE2033648B2 (en) 1978-07-20

Similar Documents

Publication Publication Date Title
US3644680A (en) Time-assignment speech-interpolation control system
US4076964A (en) Time division system for synchronizing functions controlled by different clocks
KR850700199A (en) Time division switching network
GB1357150A (en) Time division multiplex communication
US4485468A (en) Control word generation method and source facilities for multirate data time division switching
US4002846A (en) Multiplexed digital transmission system with means for channel insertion and extraction
NZ194610A (en) Tdm frame aligner:slip mechanism controls read-write counters
GB1498446A (en) Time division multiplex digital transmission system
US3281537A (en) Multiplex switching stage and its associated control circuits
GB960511A (en) Improvements to pulse transmission system
GB1296181A (en)
GB1271593A (en) Automatic telecommunication system
GB1270472A (en) High-capacity time division multiplex switching network having blocking characteristics
GB1456063A (en) Time-division multiplex telecommunication system
GB1349370A (en) Time division multiplex telecommunication system
US3794773A (en) Synchronizing unit
GB1444804A (en) Telecommunication systems
GB1336542A (en) System for tranferring information
GB1330409A (en) Interface circuit for a pcm system
US4060698A (en) Digital switching center
GB1350800A (en) Data transmission
GB980029A (en) Line concentrator and its associated circuits in a time multiplex transmission system
GB1316343A (en) Tdm telecommunications systems
GB1402826A (en) Pcm tdm telecommunications systems
US4351985A (en) Coupling system for a telecommunication exchange installation