GB1220144A - Computer system - Google Patents
Computer systemInfo
- Publication number
- GB1220144A GB1220144A GB2580668A GB2580668A GB1220144A GB 1220144 A GB1220144 A GB 1220144A GB 2580668 A GB2580668 A GB 2580668A GB 2580668 A GB2580668 A GB 2580668A GB 1220144 A GB1220144 A GB 1220144A
- Authority
- GB
- United Kingdom
- Prior art keywords
- word
- memory
- control
- unit
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Communication Control (AREA)
- Bus Control (AREA)
Abstract
1,220,144. Data input/output control. GENERAL ELECTRIC CO. 29 May, 1968 [29 May, 1967; 21 June, 1967], No. 25806/68. Heading G4A. In a computer system in which fixed length information words may consist of a selected number of bytes, each comprising a plurality of binary digits, means are provided for controlling the transfer of information bytes between a memory providing storage locations of capacity of one word each and one or more peripheral devices. As disclosed, information words of 24 bits each may be divided into 1, 2, 3 or 4 bytes of 24, 12, 8 or 6 bits each respectively. A parity bit is also included with each word. In a computer system as shown (Fig. 3), when a peripheral device 17 wishes either to transfer information into a magnetic core memory 11 or to receive information from the memory a request signal is sent by way of a buffer unit 16 and lines 149 to an automatic program interrupt unit 15 which grants requests according to an order of priority. When a request is granted, a response address corresponding to the requesting device is issued by the unit 15 to a transfer matrix 150 comprising a diode read only store (Fig. 4, not shown). If the requesting device is one for which a control word is provided, the matrix 150 informs the arithmetic and control unit 10 that such a request has been granted and the direction of transfer involved and further transmits signals to the peripheral input/ output buffer 16 identifying the channel and device effected. If the requesting device is one for which a control word is not provided, then transfer is effected in known manner (not described) under control of an instruction or a sub-routine. The unit 15 also transmits said response address to the memory 11 to cause the control word (or instruction as the case may be) associated with the granted request to be transferred from memory into the arithmetic and control unit 10. Each control word (Fig. 2) comprises an N-field indicating in 1's complement form the number of words to be transferred, a C-field indicating the number of bytes of the current word still to be transferred, a P-field indicating in 2's complement form the number of bytes per word and a Y-field indicating the address in memory 11 to which the information is to be transferred to or from. Unit 10 updates the control word (fields N, C and/or Y depending on whether a word has just been completed or not), returns the updated word to memory 11, reads the information word identified by the Y-field of the control word from memory 11 into the unit 10, effects the transfer of one byte between control unit 10 and the peripheral device and returns the information word to memory 11, register 100 of the control unit 10 being constructed as a shift register for selective shifting of data as successive bytes are assembled under the control of a counter responsive to the contents of the P. The peripheral units connected through multiplexer 18 to the input/output bus may comprise card or tape readers or punches or control units associated with a process to be controlled in real-time by the computer system. Other peripheral devices which may be connected to the memory multiplexer 12 and to interrupt unit 15 may comprise data links, printers and magnetic tape or disc units. Reference is made to selectively stepping the program sequence counter by one or two units (for jumps).
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US64205667A | 1967-05-29 | 1967-05-29 | |
US64783367A | 1967-06-21 | 1967-06-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1220144A true GB1220144A (en) | 1971-01-20 |
Family
ID=27093924
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2580668A Expired GB1220144A (en) | 1967-05-29 | 1968-05-29 | Computer system |
Country Status (7)
Country | Link |
---|---|
JP (1) | JPS5631612B1 (en) |
BE (1) | BE715773A (en) |
DE (1) | DE1774338A1 (en) |
FR (1) | FR1566127A (en) |
GB (1) | GB1220144A (en) |
NL (1) | NL6807612A (en) |
SE (1) | SE344375B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL182178C (en) * | 1970-04-01 | 1988-01-18 | Digital Equipment Corp | DATA UNIT WITH AN ADDRESSABLE STORAGE BODY. |
JPS58114812U (en) * | 1982-01-29 | 1983-08-05 | カルソニックカンセイ株式会社 | Straight flow silencer |
-
1968
- 1968-05-27 SE SE706368A patent/SE344375B/xx unknown
- 1968-05-28 BE BE715773D patent/BE715773A/xx unknown
- 1968-05-28 DE DE19681774338 patent/DE1774338A1/en active Pending
- 1968-05-29 FR FR1566127D patent/FR1566127A/fr not_active Expired
- 1968-05-29 GB GB2580668A patent/GB1220144A/en not_active Expired
- 1968-05-29 NL NL6807612A patent/NL6807612A/xx unknown
- 1968-05-29 JP JP3662468A patent/JPS5631612B1/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
NL6807612A (en) | 1968-12-02 |
SE344375B (en) | 1972-04-10 |
FR1566127A (en) | 1969-05-02 |
JPS5631612B1 (en) | 1981-07-22 |
BE715773A (en) | 1968-10-16 |
DE1774338A1 (en) | 1971-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3800287A (en) | Data processing system having automatic interrupt identification technique | |
US3432813A (en) | Apparatus for control of a plurality of peripheral devices | |
US5214759A (en) | Multiprocessors including means for communicating with each other through shared memory | |
GB1108804A (en) | Improvements relating to electronic data processing systems | |
ES392443A1 (en) | An input-output channel (i/o) willing to cooperate with the central treatment unit and the main memory of an electronic data processing system. (Machine-translation by Google Translate, not legally binding) | |
GB1392231A (en) | Switching system | |
GB1349999A (en) | Autonomous multiple-path input/output control system | |
US3553653A (en) | Addressing an operating memory of a digital computer system | |
GB875695A (en) | Data synchronizer | |
GB1167762A (en) | Input-Output Data Service Computer | |
GB1172494A (en) | Improvements in and relating to digital computer systems | |
GB1491520A (en) | Computer with i/o control | |
GB1142465A (en) | Improvements in or relating to data processing systems | |
US3812475A (en) | Data synchronizer | |
GB1148262A (en) | Digital computing system | |
US3581287A (en) | Apparatus for altering computer memory by bit, byte or word | |
GB1220144A (en) | Computer system | |
US3673575A (en) | Microprogrammed common control unit with double format control words | |
US3351913A (en) | Memory system including means for selectively altering or not altering restored data | |
GB1170587A (en) | Data Processing System | |
GB1285591A (en) | Direct function digital data processor | |
GB1069528A (en) | Data processing system | |
GB1087576A (en) | Communications accumulation and distribution | |
GB1191560A (en) | Input/Output Control for a Digital Computing System. | |
GB1330040A (en) | Programme-controlled data switching systems |