GB1175392A - Method of Treating Protective Coatings for Semiconductor Devices - Google Patents
Method of Treating Protective Coatings for Semiconductor DevicesInfo
- Publication number
- GB1175392A GB1175392A GB4036067A GB4036067A GB1175392A GB 1175392 A GB1175392 A GB 1175392A GB 4036067 A GB4036067 A GB 4036067A GB 4036067 A GB4036067 A GB 4036067A GB 1175392 A GB1175392 A GB 1175392A
- Authority
- GB
- United Kingdom
- Prior art keywords
- apertures
- etching
- mask
- layer
- etching mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Bipolar Transistors (AREA)
- Weting (AREA)
Abstract
1,175,392. Semi-conductor devices. HITACHI Ltd. 4 Sept., 1967 [14 Sept., 1966], No. 40360/67. Heading H1K. In order to expose surface regions of a semiconductor body 51a through apertures 55, 56 in two superposed insulating layers, the upper of which 53 is less etchant-resistant than the lower 52, a first etching mask 54 is used to define the apertures in the upper layer 53 and a second etching mask 57 is then applied so as to protect the exposed edges of the layer 53 around the apertures 55, 56 during a second etch which penetrates the lower layer 52. As shown, the body 51a is of N-type Si having a P-type diffused base region 51b and an N-type diffused emitter region 51c to comprise a transistor. The emitter region 51c is formed by phosphorus-diffusion through an oxide mask 52, a phospho-silicate glass layer 53 being formed simultaneously. The two etching masks 54, 57 are of photoresist materials, the second of which, 57, is applied to the entire surface and subsequently washed free of the bottoms of the apertures 55, 56. The exposed edges of the easily etched glass layer 53 remain protected by the second mask 57 during the second etching stage. After exposure of the semi-conductor surface through the apertures 55, 56, the photoresist layers 54, 57 are removed and electrodes, e.g. of Al, are applied. In an alternative embodiment, the first etching mask may be completely removed from the surface between the first etching stage and the application of the second etching mask.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6035766 | 1966-09-14 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1175392A true GB1175392A (en) | 1969-12-23 |
Family
ID=13139806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4036067A Expired GB1175392A (en) | 1966-09-14 | 1967-09-04 | Method of Treating Protective Coatings for Semiconductor Devices |
Country Status (2)
Country | Link |
---|---|
DE (1) | DE1621468B2 (en) |
GB (1) | GB1175392A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1089299B (en) * | 1977-01-26 | 1985-06-18 | Mostek Corp | PROCEDURE FOR MANUFACTURING A SEMICONDUCTIVE DEVICE |
-
1967
- 1967-09-04 GB GB4036067A patent/GB1175392A/en not_active Expired
- 1967-09-13 DE DE19671621468 patent/DE1621468B2/en active Pending
Also Published As
Publication number | Publication date |
---|---|
DE1621468B2 (en) | 1971-01-07 |
DE1621468A1 (en) | 1971-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3197681A (en) | Semiconductor devices with heavily doped region to prevent surface inversion | |
US3717514A (en) | Single crystal silicon contact for integrated circuits and method for making same | |
GB1194159A (en) | Improvements relating to Integrated Circuits. | |
GB1332384A (en) | Fabrication of semiconductor devices | |
GB1283133A (en) | Method of manufacturing semiconductor devices | |
US3616348A (en) | Process for isolating semiconductor elements | |
GB1190893A (en) | A Method of Manufacturing a Semiconductor Device and a Semiconductor Device Obtained Thereby | |
GB1203341A (en) | Improvements in or relating to etching of openings in films | |
US3808058A (en) | Fabrication of mesa diode with channel guard | |
GB967002A (en) | Improvements in or relating to semiconductor devices | |
GB1137577A (en) | Improvements in and relating to semiconductor devices | |
JPS5599744A (en) | Manufacture of semiconductor device | |
GB1218676A (en) | Method of manufacturing semiconductor components | |
US3586549A (en) | Method of producing diffused junctions in planar semiconductive devices | |
GB1175392A (en) | Method of Treating Protective Coatings for Semiconductor Devices | |
US3767493A (en) | Two-step photo-etching method for semiconductors | |
GB1308764A (en) | Production of semiconductor components | |
JPS57201078A (en) | Semiconductor and its manufacture | |
JPS5745947A (en) | Mos type semiconductor integrated circuit | |
GB1451160A (en) | Semiconductor devices | |
GB1411864A (en) | Method of manufacturing an interconnection pattern | |
GB1294515A (en) | Improvements in or relating to the fabrication of semiconductor devices | |
GB1069467A (en) | Improvements in and relating to methods of masking | |
US3387192A (en) | Four layer planar semiconductor switch and method of making the same | |
GB1376748A (en) | Methods of manufacturing semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PLNP | Patent lapsed through nonpayment of renewal fees |