GB1072835A - Parity checking system - Google Patents
Parity checking systemInfo
- Publication number
- GB1072835A GB1072835A GB405666A GB405666A GB1072835A GB 1072835 A GB1072835 A GB 1072835A GB 405666 A GB405666 A GB 405666A GB 405666 A GB405666 A GB 405666A GB 1072835 A GB1072835 A GB 1072835A
- Authority
- GB
- United Kingdom
- Prior art keywords
- parity
- bit
- words
- word
- predetermined
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
Abstract
1,072,835. Checking arrangements. INTERNATIONAL BUSINESS MACHINES CORPORATION. Jan. 29, 1966, No. 4056/66. Heading G4A. [Also in Division H4] In a parity checking system, predetermined test data is applied to a device to provide, if the device is operating correctly, output data of predetermined parity which is then combined with a fixed value parity bit and parity checked. In a computer (Fig. 1, not shown), a word (including parity bit) is odd parity checked (8) when read from a store (1), before use (without the parity bit) in an ALU, i.e. arithmetic and logic unit (3). The ALU output is reinserted into the store (1) together with a parity bit generated (7) for it, after a further parity check. To test the ALU etc., a diagnostic routine is initiated in which two test words are read from the store (1) and processed in the ALU, the words being chosen so that in the absence of error, the result has even parity. A pseudoparity bit, which is always " one ", is combined with it and a parity check (8) carried out. The computer can be parallel or serial. In a data transmission system (Fig. 2, not shown), a predetermined number of multi-bit parallel message words are transmitted in turn serially by bit, each word being staticized and provided (19) with a parity bit at the receiver. When the predetermined number of words have been received, a counter reverses a (relay or transistor) switch (20) to combine a pseudoparity bit, which is always " one ", with a predetermined word of even parity transmitted after the message words. A parity check is then carried out on this last (combined) word and if it does not have odd parity, an error has occurred. In this case, the transmitter is caused to send the predetermined word again and if this time the parity is correct, the message words are retransmitted. The system could alternatively be serial throughout.
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB405666A GB1072835A (en) | 1966-01-29 | 1966-01-29 | Parity checking system |
FR8312A FR1508679A (en) | 1966-01-29 | 1967-01-16 | Parity check system |
BE692972D BE692972A (en) | 1966-01-29 | 1967-01-20 | |
DE19671549459 DE1549459C (en) | 1966-01-29 | 1967-01-25 | Method for checking the error-free operation of a device for processing or transmitting binary-encrypted data |
AT73467A AT270267B (en) | 1966-01-29 | 1967-01-25 | Method for checking the error-free operation of a facility for processing or transmitting binary-encrypted data |
SE113567A SE322363B (en) | 1966-01-29 | 1967-01-26 | |
ES336127A ES336127A1 (en) | 1966-01-29 | 1967-01-27 | Parity checking system |
NL6701290A NL6701290A (en) | 1966-01-29 | 1967-01-27 | |
CH128267A CH451567A (en) | 1966-01-29 | 1967-01-27 | Method and arrangement for checking the error-free operation of a device for processing or transmitting binary-encrypted data |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB405666A GB1072835A (en) | 1966-01-29 | 1966-01-29 | Parity checking system |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1072835A true GB1072835A (en) | 1967-06-21 |
Family
ID=9769896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB405666A Expired GB1072835A (en) | 1966-01-29 | 1966-01-29 | Parity checking system |
Country Status (8)
Country | Link |
---|---|
AT (1) | AT270267B (en) |
BE (1) | BE692972A (en) |
CH (1) | CH451567A (en) |
ES (1) | ES336127A1 (en) |
FR (1) | FR1508679A (en) |
GB (1) | GB1072835A (en) |
NL (1) | NL6701290A (en) |
SE (1) | SE322363B (en) |
-
1966
- 1966-01-29 GB GB405666A patent/GB1072835A/en not_active Expired
-
1967
- 1967-01-16 FR FR8312A patent/FR1508679A/en not_active Expired
- 1967-01-20 BE BE692972D patent/BE692972A/xx unknown
- 1967-01-25 AT AT73467A patent/AT270267B/en active
- 1967-01-26 SE SE113567A patent/SE322363B/xx unknown
- 1967-01-27 ES ES336127A patent/ES336127A1/en not_active Expired
- 1967-01-27 CH CH128267A patent/CH451567A/en unknown
- 1967-01-27 NL NL6701290A patent/NL6701290A/xx unknown
Also Published As
Publication number | Publication date |
---|---|
FR1508679A (en) | 1968-01-05 |
ES336127A1 (en) | 1968-01-01 |
SE322363B (en) | 1970-04-06 |
NL6701290A (en) | 1967-07-31 |
AT270267B (en) | 1969-04-25 |
DE1549459A1 (en) | 1971-02-04 |
BE692972A (en) | 1967-07-03 |
DE1549459B2 (en) | 1972-12-07 |
CH451567A (en) | 1968-05-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3252149A (en) | Data processing system | |
ES421839A1 (en) | Data processing memory system with bidirectional data bus | |
GB1045569A (en) | Data transmission systems | |
US3398400A (en) | Method and arrangement for transmitting and receiving data without errors | |
GB1293488A (en) | Data translation apparatus | |
GB1513831A (en) | Error handling apparatus | |
GB1251163A (en) | ||
US4236247A (en) | Apparatus for correcting multiple errors in data words read from a memory | |
GB1536103A (en) | Data storage system | |
US2958072A (en) | Decoder matrix checking circuit | |
SE7506425L (en) | CIRCUIT DEVICE TO COMPENSATE FOR THE DIFFERENCE BETWEEN TWO TRANSMISSION PATHS RECEIVED BITS. | |
GB1534129A (en) | Data transfer apparatus | |
GB1237358A (en) | Error checking circuit | |
GB1086315A (en) | Improvements in or relating to data transmission systems | |
US3209327A (en) | Error detecting and correcting circuit | |
GB1093518A (en) | Error detection system | |
GB1072835A (en) | Parity checking system | |
GB1373014A (en) | Processor security arrangements | |
US3886520A (en) | Checking circuit for a 1-out-of-n decoder | |
GB1340220A (en) | Data storage apparatus | |
GB1108047A (en) | A data transmission system | |
GB1334262A (en) | Data processing system | |
GB972257A (en) | Byte-converter error-check circuit | |
GB1326719A (en) | Data transmission systems | |
GB1198510A (en) | Data Transmission System |