FR3115926B1 - Circuit intégré comportant une structure capacitive du type métal-isolant-métal et procédé de fabrication correspondant - Google Patents
Circuit intégré comportant une structure capacitive du type métal-isolant-métal et procédé de fabrication correspondant Download PDFInfo
- Publication number
- FR3115926B1 FR3115926B1 FR2011274A FR2011274A FR3115926B1 FR 3115926 B1 FR3115926 B1 FR 3115926B1 FR 2011274 A FR2011274 A FR 2011274A FR 2011274 A FR2011274 A FR 2011274A FR 3115926 B1 FR3115926 B1 FR 3115926B1
- Authority
- FR
- France
- Prior art keywords
- metal
- layer
- insulator
- integrated circuit
- capacitive structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000002184 metal Substances 0.000 title abstract 10
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 abstract 4
- 239000004065 semiconductor Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/01—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate comprising only passive thin-film or thick-film elements formed on a common insulating substrate
- H01L27/016—Thin-film circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/702—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof of thick-or thin-film circuits or parts thereof
- H01L21/707—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof of thick-or thin-film circuits or parts thereof of thin-film circuits or parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0641—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
- H01L27/0676—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type comprising combinations of diodes, or capacitors or resistors
- H01L27/0682—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type comprising combinations of diodes, or capacitors or resistors comprising combinations of capacitors and resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0805—Capacitors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/75—Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
- H01L29/945—Trench capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Le circuit intégré comporte un substrat semiconducteur (SUB), une couche conductrice (P0) au-dessus d’une face avant (FA) du substrat (SUB), une première piste métallique (PM1) dans un premier niveau de métal (M1), une région diélectrique pré-métal (DPM) située entre la couche conductrice (P0) et le premier niveau de métal (M1), et au moins une structure capacitive dite du type métal-isolant-métal (MIMCAP) située dans le volume de la région diélectrique pré-métal (DPM) et comprenant une première couche métallique (CM1) électriquement connectée avec la couche conductrice (P0), une deuxième couche métallique (CM2) électriquement connectée avec la première piste métallique (PM1), et une couche diélectrique (CD) entre la première couche métallique (CM1) et la deuxième couche métallique (CM2). Figure de l’abrégé : figure 1
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR2011274A FR3115926B1 (fr) | 2020-11-03 | 2020-11-03 | Circuit intégré comportant une structure capacitive du type métal-isolant-métal et procédé de fabrication correspondant |
US17/516,920 US12021074B2 (en) | 2020-11-03 | 2021-11-02 | Integrated circuit including a capacitive structure of the metal-insulator-metal type and corresponding manufacturing method |
CN202111293333.4A CN114446929A (zh) | 2020-11-03 | 2021-11-03 | 包括金属-绝缘体-金属型电容结构的集成电路和对应制造方法 |
CN202122670245.3U CN216624268U (zh) | 2020-11-03 | 2021-11-03 | 集成电路 |
US18/668,639 US20240312977A1 (en) | 2020-11-03 | 2024-05-20 | Integrated circuit including a capacitive structure of the metal-insulator-metal type and corresponding manufacturing method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR2011274A FR3115926B1 (fr) | 2020-11-03 | 2020-11-03 | Circuit intégré comportant une structure capacitive du type métal-isolant-métal et procédé de fabrication correspondant |
FR2011274 | 2020-11-03 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3115926A1 FR3115926A1 (fr) | 2022-05-06 |
FR3115926B1 true FR3115926B1 (fr) | 2023-06-09 |
Family
ID=73793523
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR2011274A Active FR3115926B1 (fr) | 2020-11-03 | 2020-11-03 | Circuit intégré comportant une structure capacitive du type métal-isolant-métal et procédé de fabrication correspondant |
Country Status (2)
Country | Link |
---|---|
US (1) | US12021074B2 (fr) |
FR (1) | FR3115926B1 (fr) |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6706632B2 (en) * | 2002-04-25 | 2004-03-16 | Micron Technology, Inc. | Methods for forming capacitor structures; and methods for removal of organic materials |
US8107290B2 (en) * | 2008-04-01 | 2012-01-31 | The Regents Of The University Of Michigan | Memory cell structure, a memory device employing such a memory cell structure, and an integrated circuit having such a memory device |
US9425192B2 (en) * | 2008-12-11 | 2016-08-23 | Altera Corporation | Integrated circuit decoupling capacitors |
US8836078B2 (en) | 2011-08-18 | 2014-09-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertically oriented inductor within interconnect structures and capacitor structure thereof |
US8619464B1 (en) * | 2011-08-26 | 2013-12-31 | Altera Corporation | Static random-access memory having read circuitry with capacitive storage |
US8809956B2 (en) | 2011-10-13 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Vertically oriented semiconductor device and shielding structure thereof |
US9159723B2 (en) * | 2013-09-16 | 2015-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing semiconductor device and semiconductor device |
JP2015179727A (ja) * | 2014-03-19 | 2015-10-08 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置およびその製造方法 |
EP2999002A1 (fr) * | 2014-09-18 | 2016-03-23 | Services Petroliers Schlumberger | Cellule de condensateur et son procédé de fabrication |
US10910320B2 (en) | 2017-11-30 | 2021-02-02 | Mediatek Inc. | Shielded MOM capacitor |
TWI696285B (zh) * | 2019-05-02 | 2020-06-11 | 力晶積成電子製造股份有限公司 | 記憶體結構 |
US12068238B2 (en) | 2021-04-19 | 2024-08-20 | Qualcomm Incorporated | Back-end-of-line (BEOL) high resistance (Hi-R) conductor layer in a metal oxide metal (MOM) capacitor |
-
2020
- 2020-11-03 FR FR2011274A patent/FR3115926B1/fr active Active
-
2021
- 2021-11-02 US US17/516,920 patent/US12021074B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
FR3115926A1 (fr) | 2022-05-06 |
US20220139899A1 (en) | 2022-05-05 |
US12021074B2 (en) | 2024-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7470142B2 (en) | Wafer bonding method | |
US6902943B2 (en) | Flat panel display device with anti-reflection layer having concentration gradient and fabrication method thereof | |
US3423646A (en) | Computer logic device consisting of an array of tunneling diodes,isolators and short circuits | |
US4481283A (en) | Method of manufacturing an integrated capacitor and device obtained by this method | |
KR100233557B1 (ko) | 아날로그용 반도체 소자의 폴리레지스터 및 그의 제조방법 | |
CN100517685C (zh) | 集成电路的内连线结构 | |
CN100479132C (zh) | 集成电路梳形电容器及其形成方法 | |
KR100442407B1 (ko) | 에칭 스톱을 이용하여 스태거된 상호 접속 라인을 생성하는 집적회로 | |
US20080001255A1 (en) | Semiconductor device | |
CN102224567A (zh) | 具有缆线平板的整合电容器 | |
US20100164066A1 (en) | Integrated capacitor having a non-uniform thickness | |
KR100777902B1 (ko) | 용량 소자 및 그 제조 방법 | |
CN113192988A (zh) | 一种显示器件 | |
US6031289A (en) | Integrated circuit which uses a recessed local conductor for producing staggered interconnect lines | |
US5412237A (en) | Semiconductor device with improved element isolation and operation rate | |
FR3115926B1 (fr) | Circuit intégré comportant une structure capacitive du type métal-isolant-métal et procédé de fabrication correspondant | |
US20060040460A1 (en) | MIS capacitor and production method of MIS capacitor | |
KR20010040904A (ko) | 용량성 성분들을 가지는 집적 회로 | |
US7659629B2 (en) | Semiconductor integrated circuit | |
US6544884B2 (en) | Semiconductor device and method of fabricating same | |
KR100236531B1 (ko) | 박막 커패시터 제조방법 | |
US6677236B2 (en) | Semiconductor device fabrication method for interconnects that suppresses loss of interconnect metal | |
KR100881488B1 (ko) | Mim 캐패시터를 갖는 반도체 소자 및 그의 제조방법 | |
CN108109992B (zh) | Mim电容器的制作方法 | |
CN100444408C (zh) | 薄膜晶体管及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20220506 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |