FR3112422B1 - Procédé de réalisation d’une couche diélectrique sur une structure en matériaux III-V - Google Patents

Procédé de réalisation d’une couche diélectrique sur une structure en matériaux III-V Download PDF

Info

Publication number
FR3112422B1
FR3112422B1 FR2007279A FR2007279A FR3112422B1 FR 3112422 B1 FR3112422 B1 FR 3112422B1 FR 2007279 A FR2007279 A FR 2007279A FR 2007279 A FR2007279 A FR 2007279A FR 3112422 B1 FR3112422 B1 FR 3112422B1
Authority
FR
France
Prior art keywords
producing
iii
dielectric layer
materials
injection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR2007279A
Other languages
English (en)
Other versions
FR3112422A1 (fr
Inventor
Maxime Legallais
Bassem Salem
Thierry Baron
Romain Gwoziecki
Marc Plissonnier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Centre National de la Recherche Scientifique CNRS
Universite Grenoble Alpes
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Centre National de la Recherche Scientifique CNRS
Commissariat a lEnergie Atomique CEA
Universite Grenoble Alpes
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Centre National de la Recherche Scientifique CNRS, Commissariat a lEnergie Atomique CEA, Universite Grenoble Alpes, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Centre National de la Recherche Scientifique CNRS
Priority to FR2007279A priority Critical patent/FR3112422B1/fr
Priority to EP21743407.5A priority patent/EP4179563A1/fr
Priority to US18/004,362 priority patent/US20230290633A1/en
Priority to PCT/EP2021/069075 priority patent/WO2022008690A1/fr
Publication of FR3112422A1 publication Critical patent/FR3112422A1/fr
Application granted granted Critical
Publication of FR3112422B1 publication Critical patent/FR3112422B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28264—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being a III-V compound
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92—Capacitors having potential barriers
    • H01L29/94—Metal-insulator-semiconductors, e.g. MOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Ceramic Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Formation Of Insulating Films (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

Titre : Procédé de réalisation d’une couche diélectrique sur une structure à base de matériaux III-V L’invention concerne un procédé de réalisation, sur une structure (70) à base d’un matériau III-V, d’une couche diélectrique (71), le procédé comprenant les séquences suivantes effectuées: réaliser un premier film diélectrique (71A) par ALD en effectuant une pluralité de premiers cycles (1A) comprenant chacun au moins: une injection (10A) dans la chambre de réaction (210) d’un précurseur à base d’un premier matériau,une injection (30A) dans la chambre de réaction (210) d’un précurseur à base d’eau (H2O) ou d’ozone (O3),réaliser, sur le premier film diélectrique (71A), un deuxième film diélectrique (71B) par ALD assisté par plasma en effectuant une pluralité de deuxièmes cycles (1B) comprenant chacun au moins:une injection (10B) dans la chambre de réaction (210) d’un précurseur à base d’un deuxième matériau,une injection (30B) dans la chambre de réaction (210) d’un précurseur à base d’oxygène (O) ou d’azote (N). Figure pour l’abrégé : Fig.2
FR2007279A 2020-07-09 2020-07-09 Procédé de réalisation d’une couche diélectrique sur une structure en matériaux III-V Active FR3112422B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR2007279A FR3112422B1 (fr) 2020-07-09 2020-07-09 Procédé de réalisation d’une couche diélectrique sur une structure en matériaux III-V
EP21743407.5A EP4179563A1 (fr) 2020-07-09 2021-07-08 Procédé de réalisation d'une couche diélectrique sur une structure en matériaux iii-v
US18/004,362 US20230290633A1 (en) 2020-07-09 2021-07-08 Method for producing a dielectric layer on a structure made of materials iii-v
PCT/EP2021/069075 WO2022008690A1 (fr) 2020-07-09 2021-07-08 Procédé de réalisation d'une couche diélectrique sur une structure en matériaux iii-v

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR2007279 2020-07-09
FR2007279A FR3112422B1 (fr) 2020-07-09 2020-07-09 Procédé de réalisation d’une couche diélectrique sur une structure en matériaux III-V

Publications (2)

Publication Number Publication Date
FR3112422A1 FR3112422A1 (fr) 2022-01-14
FR3112422B1 true FR3112422B1 (fr) 2022-08-12

Family

ID=72885714

Family Applications (1)

Application Number Title Priority Date Filing Date
FR2007279A Active FR3112422B1 (fr) 2020-07-09 2020-07-09 Procédé de réalisation d’une couche diélectrique sur une structure en matériaux III-V

Country Status (4)

Country Link
US (1) US20230290633A1 (fr)
EP (1) EP4179563A1 (fr)
FR (1) FR3112422B1 (fr)
WO (1) WO2022008690A1 (fr)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5410174B2 (ja) * 2009-07-01 2014-02-05 株式会社日立国際電気 半導体装置の製造方法、基板処理方法および基板処理システム
WO2014010405A1 (fr) * 2012-07-13 2014-01-16 株式会社村田製作所 Transistor, et procédé de fabrication de celui-ci
JP6528366B2 (ja) * 2014-07-08 2019-06-12 豊田合成株式会社 縦型トレンチｍｏｓｆｅｔの製造方法
US10049869B2 (en) * 2016-09-30 2018-08-14 Lam Research Corporation Composite dielectric interface layers for interconnect structures

Also Published As

Publication number Publication date
US20230290633A1 (en) 2023-09-14
WO2022008690A1 (fr) 2022-01-13
EP4179563A1 (fr) 2023-05-17
FR3112422A1 (fr) 2022-01-14

Similar Documents

Publication Publication Date Title
US20210320003A1 (en) Method of forming a nitrogen-containing carbon film and system for performing the method
US20210265158A1 (en) Method of forming low-k material layer, structure including the layer, and system for forming same
US8529990B2 (en) Process for forming thin film encapsulation layers
TWI473901B (zh) 沈積之施配裝置
KR101131681B1 (ko) 성막 장치, 성막 방법 및 기억 매체
KR101830976B1 (ko) 원자층 증착장치
US20170044665A1 (en) Deposition apparatus and deposition system having the same
KR101355638B1 (ko) 원자층 증착 장치
TW200605195A (en) Production method of compound semiconductor device wafer
FR3112422B1 (fr) Procédé de réalisation d’une couche diélectrique sur une structure en matériaux III-V
US4484538A (en) Apparatus for providing depletion-free uniform thickness CVD thin-film on semiconductor wafers
KR101473464B1 (ko) 무기박막의 제조방법 및 이를 위한 제조장치
KR20180071477A (ko) 2 차원 물질을 이용한 반도체 소자의 제조 장치 및 이를 이용하는 방법
TW201610216A (zh) 把原子層堆疊於基板之方法及裝置
KR101258602B1 (ko) 수직배치형 증착장치 및 수직배치형 증착방법
KR20110019820A (ko) 플라즈마 처리장치
FR3098526B1 (fr) Procede de fabrication d’un film en disulfure de vanadium et film susceptible d’etre obtenu par ce procede
KR101533033B1 (ko) 초슬림 구조의 박막 증착 방법 및 이를 위한 증착 장치
US20240030038A1 (en) Atomic layer etching (ale) apparatus and ale method based on the apparatus
FR3091531B1 (fr) Procédé d’auto-assemblage d’un copolymère à blocs à l’aide d’une couche de revêtement supérieur
KR20240086321A (ko) 공간분할 원자층 증착 장치
KR101984997B1 (ko) 수평 흐름 원자층 증착 장치 및 원자층 증착 방법
FR3107782B1 (fr) Procédé de réalisation d’une couche à base de nitrure d’aluminium (AlN) sur une structure à base de silicium ou de matériaux III-V
KR101685366B1 (ko) 무기박막의 고속 증착방법
KR20210000871A (ko) 박막 증착 방법

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20220114

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4