FR3084521B1 - Procede de protection d'un module de circuit integre et dispositif correspondant - Google Patents

Procede de protection d'un module de circuit integre et dispositif correspondant Download PDF

Info

Publication number
FR3084521B1
FR3084521B1 FR1856887A FR1856887A FR3084521B1 FR 3084521 B1 FR3084521 B1 FR 3084521B1 FR 1856887 A FR1856887 A FR 1856887A FR 1856887 A FR1856887 A FR 1856887A FR 3084521 B1 FR3084521 B1 FR 3084521B1
Authority
FR
France
Prior art keywords
integrated circuit
circuit module
corresponding device
protection process
electric charges
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1856887A
Other languages
English (en)
Other versions
FR3084521A1 (fr
Inventor
Pascal Fornara
Fabrice Marinet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
Original Assignee
STMicroelectronics Rousset SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS filed Critical STMicroelectronics Rousset SAS
Priority to FR1856887A priority Critical patent/FR3084521B1/fr
Priority to US16/518,436 priority patent/US11367720B2/en
Publication of FR3084521A1 publication Critical patent/FR3084521A1/fr
Application granted granted Critical
Publication of FR3084521B1 publication Critical patent/FR3084521B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0292—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using a specific configuration of the conducting means connecting the protective devices, e.g. ESD buses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G06K19/07309—Means for preventing undesired reading or writing from or onto record carriers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G06K19/07309—Means for preventing undesired reading or writing from or onto record carriers
    • G06K19/07372—Means for preventing undesired reading or writing from or onto record carriers by detecting tampering with the circuit
    • G06K19/07381—Means for preventing undesired reading or writing from or onto record carriers by detecting tampering with the circuit with deactivation or otherwise incapacitation of at least a part of the circuit upon detected tampering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/57—Protection from inspection, reverse engineering or tampering
    • H01L23/576—Protection from inspection, reverse engineering or tampering using active circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/57—Protection from inspection, reverse engineering or tampering
    • H01L23/573—Protection from inspection, reverse engineering or tampering using passive means

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

Circuit intégré (CI) comprenant un module (ID), un corps électriquement conducteur à potentiel flottant (PC) situé dans le circuit intégré et ayant une quantité initiale de charges électriques, et des moyens de protection configurés pour mettre à la masse une sortie du module (ID) en présence d'une quantité de charges électriques (AC) sur ledit corps (PC) différente de la quantité initiale et supérieure à un seuil.
FR1856887A 2018-07-25 2018-07-25 Procede de protection d'un module de circuit integre et dispositif correspondant Active FR3084521B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR1856887A FR3084521B1 (fr) 2018-07-25 2018-07-25 Procede de protection d'un module de circuit integre et dispositif correspondant
US16/518,436 US11367720B2 (en) 2018-07-25 2019-07-22 Method for protecting an integrated circuit module using an antifuse, and corresponding device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1856887A FR3084521B1 (fr) 2018-07-25 2018-07-25 Procede de protection d'un module de circuit integre et dispositif correspondant
FR1856887 2018-07-25

Publications (2)

Publication Number Publication Date
FR3084521A1 FR3084521A1 (fr) 2020-01-31
FR3084521B1 true FR3084521B1 (fr) 2020-08-14

Family

ID=65685436

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1856887A Active FR3084521B1 (fr) 2018-07-25 2018-07-25 Procede de protection d'un module de circuit integre et dispositif correspondant

Country Status (2)

Country Link
US (1) US11367720B2 (fr)
FR (1) FR3084521B1 (fr)

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6856581B1 (en) 2000-10-31 2005-02-15 International Business Machines Corporation Batteryless, oscillatorless, binary time cell usable as an horological device with associated programming methods and devices
US6541792B1 (en) * 2001-09-14 2003-04-01 Hewlett-Packard Development Company, Llp Memory device having dual tunnel junction memory cells
FR2844090A1 (fr) 2002-08-27 2004-03-05 St Microelectronics Sa Cellule memoire pour registre non volatile a lecture rapide
EP1400887A1 (fr) * 2002-09-20 2004-03-24 EM Microelectronic-Marin SA Dispositif de protection pour puce électronique comportant des informations confidentielles
AU2003285675A1 (en) * 2003-01-10 2004-08-10 Koninklijke Philips Electronics N.V. Circuit arrangement and method for protecting electronic components against illicit manipulation
JP4462903B2 (ja) * 2003-11-18 2010-05-12 パナソニック株式会社 半導体ウェハ
US7202782B2 (en) 2004-08-04 2007-04-10 Agere Systems Inc. Method and apparatus for disabling an integrated circuit (IC) when an attempt is made to bypass security on the IC
WO2006022196A1 (fr) 2004-08-23 2006-03-02 Semiconductor Energy Laboratory Co., Ltd. Dispositif a semiconducteur et son procede de fabrication
US8022460B2 (en) 2006-03-31 2011-09-20 Semiconductor Energy Laboratory Co., Ltd. Nonvolatile semiconductor memory device
FR2938953B1 (fr) 2008-11-21 2011-03-11 Innova Card Dispositif de protection d'un boitier de circuit integre electronique contre les intrusions par voie physique ou chimique.
FR2978867B1 (fr) * 2011-08-01 2014-03-21 St Microelectronics Rousset Resistance ajustable
US8378710B1 (en) 2011-09-20 2013-02-19 Nxp B.V. Secure device anti-tampering circuit
JP2013114729A (ja) 2011-11-30 2013-06-10 Toshiba Corp 不揮発性プログラマブルスイッチ
FR2985059B1 (fr) * 2011-12-21 2014-01-10 Oberthur Technologies Dispositif de securisation d'un document electronique
DE102012200168A1 (de) 2012-01-06 2013-07-11 Technische Universität Berlin Ladungsmesseinrichtung
FR2986356B1 (fr) 2012-01-27 2014-02-28 St Microelectronics Rousset Dispositif de protection d'un circuit integre contre des attaques en face arriere
FR2991083A1 (fr) 2012-05-24 2013-11-29 St Microelectronics Grenoble 2 Procede et dispositif de protection d'un circuit integre contre des attaques par sa face arriere
EP2680184A1 (fr) 2012-06-27 2014-01-01 EM Microelectronic-Marin SA Circuit intégré protégé contre des intrusions d'un pirate
JP2014022507A (ja) 2012-07-17 2014-02-03 Toshiba Corp 不揮発プログラマブルスイッチ
WO2015105687A1 (fr) 2014-01-08 2015-07-16 Stc.Unm Systèmes et procédés destinés à la génération de fonctions physiquement non clonables à partir de cellules de mémoire non volatile
US9965652B2 (en) 2014-08-06 2018-05-08 Maxim Integrated Products, Inc. Detecting and thwarting backside attacks on secured systems
FR3084492A1 (fr) 2018-07-30 2020-01-31 Stmicroelectronics (Rousset) Sas Procede de detection d'une attaque par un faisceau de particules electriquement chargees sur un circuit integre, et circuit integre correspondant

Also Published As

Publication number Publication date
US20200035671A1 (en) 2020-01-30
FR3084521A1 (fr) 2020-01-31
US11367720B2 (en) 2022-06-21

Similar Documents

Publication Publication Date Title
MX2020007304A (es) Dispositivo para alimentar un ensamblaje modular.
EP4270028A3 (fr) Détection à distance de la capacité restante d'une batterie au moyen d'un circuit se trouvant sur la batterie
FR2976675B1 (fr) Circuit integre de mesure capacitive a pont flottant.
EP3253046A3 (fr) Dispositif d'imagerie et dispositif d'imagerie de système d'imagerie
MY181966A (en) Location-based electric power mediation module, electric vehicle, mediation server, and user certification socket or connector
EA200600367A1 (ru) Система и способ измерения с использованием микроэлектродов на основе алмаза
FR3033061B1 (fr) Systeme et procede de copie a l'ecriture sur un ssd
TWI256249B (en) Pumps for CMOS imagers
TW200620824A (en) High voltage switching circuit of a NAND type flash memory device
BR112019004054A2 (pt) protetor auditivo eletrônico com contatos elétricos chaveáveis
EA201991567A1 (ru) Внутрискважинный сбор энергии
FR3084521B1 (fr) Procede de protection d'un module de circuit integre et dispositif correspondant
MX2019007940A (es) Recoleccion de energia en el fondo del pozo.
EP2985847A3 (fr) Dispositif de charge sans fil
MY200574A (en) Downhole energy harvesting
TR201719147A2 (tr) Bi̇r uart veri̇ si̇nyali̇ni̇ ve bi̇r usb veri̇ si̇nyali̇ni̇ i̇letmek i̇çi̇n devre, si̇stem, ci̇haz ve yöntem
CN108629404A (zh) 用于集成人工神经元器件的不应电路
CN105004900B (zh) 电源电压监视电路及具有该电源电压监视电路的电子电路
US8334672B2 (en) Charging circuit with ability to identify power source
ATE459114T1 (de) Steckverbinder mit esd-schutz
FR3066277B1 (fr) Dispositif et procede de detection d'une charge electrique
FR3084520B1 (fr) Procede de protection d'un circuit integre, et dispositif correspondant
FR3049766B1 (fr) Dispositif de protection contre des decharges electrostatiques a seuil de declenchement ajustable
FR3076174B1 (fr) Dispositif electronique enrobe
CN203850902U (zh) 一种基于分立器件的充电控制电路

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20200131

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6