FR3003055B1 - Procede de controle de bande passante pour systeme sur puce - Google Patents

Procede de controle de bande passante pour systeme sur puce

Info

Publication number
FR3003055B1
FR3003055B1 FR1352017A FR1352017A FR3003055B1 FR 3003055 B1 FR3003055 B1 FR 3003055B1 FR 1352017 A FR1352017 A FR 1352017A FR 1352017 A FR1352017 A FR 1352017A FR 3003055 B1 FR3003055 B1 FR 3003055B1
Authority
FR
France
Prior art keywords
control method
chip system
bandwidth control
bandwidth
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1352017A
Other languages
English (en)
Other versions
FR3003055A1 (fr
Inventor
Celine Liu
Nicolas Charrier
Nicolas Marti
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Safran Electronics and Defense SAS
Original Assignee
Sagem Defense Securite SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to FR1352017A priority Critical patent/FR3003055B1/fr
Application filed by Sagem Defense Securite SA filed Critical Sagem Defense Securite SA
Priority to CN201480023332.XA priority patent/CN105144129B/zh
Priority to EP14707773.9A priority patent/EP2965213A1/fr
Priority to US14/772,760 priority patent/US9477621B2/en
Priority to PCT/EP2014/054121 priority patent/WO2014135513A1/fr
Priority to CA2904176A priority patent/CA2904176A1/fr
Publication of FR3003055A1 publication Critical patent/FR3003055A1/fr
Application granted granted Critical
Publication of FR3003055B1 publication Critical patent/FR3003055B1/fr
Priority to IL241228A priority patent/IL241228A/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0038—System on Chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Small-Scale Networks (AREA)
  • Bus Control (AREA)
FR1352017A 2013-03-06 2013-03-06 Procede de controle de bande passante pour systeme sur puce Active FR3003055B1 (fr)

Priority Applications (7)

Application Number Priority Date Filing Date Title
FR1352017A FR3003055B1 (fr) 2013-03-06 2013-03-06 Procede de controle de bande passante pour systeme sur puce
EP14707773.9A EP2965213A1 (fr) 2013-03-06 2014-03-04 Procédé de contrôle de bande passante pour système sur puce
US14/772,760 US9477621B2 (en) 2013-03-06 2014-03-04 Bandwidth control method for an on-chip system
PCT/EP2014/054121 WO2014135513A1 (fr) 2013-03-06 2014-03-04 Procédé de contrôle de bande passante pour système sur puce
CN201480023332.XA CN105144129B (zh) 2013-03-06 2014-03-04 用于片上系统的带宽控制方法、设备及系统
CA2904176A CA2904176A1 (fr) 2013-03-06 2014-03-04 Procede de controle de bande passante pour systeme sur puce
IL241228A IL241228A (en) 2013-03-06 2015-09-06 Bandwidth control method for on-chip system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1352017A FR3003055B1 (fr) 2013-03-06 2013-03-06 Procede de controle de bande passante pour systeme sur puce

Publications (2)

Publication Number Publication Date
FR3003055A1 FR3003055A1 (fr) 2014-09-12
FR3003055B1 true FR3003055B1 (fr) 2015-04-03

Family

ID=48901081

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1352017A Active FR3003055B1 (fr) 2013-03-06 2013-03-06 Procede de controle de bande passante pour systeme sur puce

Country Status (7)

Country Link
US (1) US9477621B2 (fr)
EP (1) EP2965213A1 (fr)
CN (1) CN105144129B (fr)
CA (1) CA2904176A1 (fr)
FR (1) FR3003055B1 (fr)
IL (1) IL241228A (fr)
WO (1) WO2014135513A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180062807A (ko) * 2016-12-01 2018-06-11 삼성전자주식회사 시스템 인터커넥트 및 이를 포함하는 시스템 온 칩
KR20210029615A (ko) * 2019-09-06 2021-03-16 에스케이하이닉스 주식회사 반도체장치
EP3819776B1 (fr) * 2019-11-05 2021-12-29 Shenzhen Goodix Technology Co., Ltd. Procede et appareil permettant d'interrompre l'acces bloque au bus entre un controleur maitre et les peripheriques connectes
CN117520252B (zh) * 2024-01-08 2024-04-16 芯瞳半导体技术(山东)有限公司 一种通信控制方法、系统级芯片、电子设备及存储介质

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69230428T2 (de) * 1991-09-27 2000-08-03 Sun Microsystems Inc Verklemmungserkennung und Maskierung enthaltende Busarbitrierungsarchitektur
US6026455A (en) * 1994-02-24 2000-02-15 Intel Corporation Architecture and method for providing guaranteed access for a retrying bus master to a data transfer bridge connecting two buses in a computer system
US6026460A (en) * 1996-05-10 2000-02-15 Intel Corporation Method and apparatus for sequencing system bus grants and disabling a posting buffer in a bus bridge to improve bus efficiency
JP2968733B2 (ja) * 1996-09-13 1999-11-02 日本電気アイシーマイコンシステム株式会社 シリアルバスコントローラ
US5937199A (en) * 1997-06-03 1999-08-10 International Business Machines Corporation User programmable interrupt mask with timeout for enhanced resource locking efficiency
US6996630B1 (en) * 1999-06-18 2006-02-07 Mitsubishi Denki Kabushiki Kaisha Integrated network system
JP2002024166A (ja) * 2000-07-05 2002-01-25 Sharp Corp 画像処理システム並びにそれを用いた半導体装置およびディジタルスチルカメラ装置
US6654855B1 (en) * 2000-10-26 2003-11-25 Emc Corporation Method and apparatus for improving the efficiency of cache memories using chained metrics
JP4024484B2 (ja) * 2001-03-13 2007-12-19 株式会社リコー バスアービタ
US7120113B1 (en) * 2001-07-16 2006-10-10 Juniper Networks, Inc. Systems and methods for limiting low priority traffic from blocking high priority traffic
US6857035B1 (en) * 2001-09-13 2005-02-15 Altera Corporation Methods and apparatus for bus mastering and arbitration
US8250280B1 (en) * 2008-07-15 2012-08-21 Marvell Israel (M.I.S.L.) Ltd. Bus transaction maintenance protocol
JP2010286983A (ja) * 2009-06-10 2010-12-24 Renesas Electronics Corp バス調停回路及びバス調停方法
KR101855399B1 (ko) * 2011-03-24 2018-05-09 삼성전자주식회사 데이터 트래픽을 개선한 ＳｏＣ 및 이의 동작 방법
JP2014035549A (ja) * 2012-08-07 2014-02-24 Ricoh Co Ltd バス制御装置、画像処理装置及びバス制御方法

Also Published As

Publication number Publication date
CA2904176A1 (fr) 2014-09-12
IL241228A0 (en) 2015-11-30
EP2965213A1 (fr) 2016-01-13
US20160019173A1 (en) 2016-01-21
US9477621B2 (en) 2016-10-25
WO2014135513A1 (fr) 2014-09-12
FR3003055A1 (fr) 2014-09-12
CN105144129B (zh) 2016-12-14
IL241228A (en) 2016-07-31
CN105144129A (zh) 2015-12-09

Similar Documents

Publication Publication Date Title
EP2974152A4 (fr) Protocole intégré à grande vitesse pour système de commande distribué
EP2943963A4 (fr) Procédé de fabrication de film conducteur
FR3015571B1 (fr) Procede et systeme de demarrage fiabilise de turbomachine
FR3009159B1 (fr) Procede de traitement de donnees de geolocalisation
EP3061828A4 (fr) Procédé de production d'une substance cible
FR2979987B1 (fr) Procede de saisie de donnees de navigation
FR3011817B1 (fr) Systeme de flottabilite pour aeronef, et aeronef
FR3009897B1 (fr) Procede de determination d'un reseau antennaire
FR3014619B1 (fr) Systeme de communication pour capteurs citadins
EP3075948A4 (fr) Système avancé de contrôle automatique permettant de réduire au minimum l'écoulement en piston
FR3028064B1 (fr) Procede de comparaison de donnees ameliore
EP3048529A4 (fr) Procédé de gestion de données d'un système infonuagique
DK2950996T3 (da) System til styring af lukkehastigheden for ventilstyrede dyser
FR3001642B1 (fr) Procede de recouvrement de surfaces
FR3000744B1 (fr) Procede de metathese croisee
EP3054283A4 (fr) Procédé pour détecter une substance cible
FR3003055B1 (fr) Procede de controle de bande passante pour systeme sur puce
FR3011301B1 (fr) Actionneur pour systeme de transmission
FR3014109B1 (fr) Procede de desasphaltage selectif en cascade
FR3002766B1 (fr) Systeme de controle de freins pour ascenseur
EP2860259A4 (fr) Procédé de production d'une protéine par précipitation
IL245686A0 (en) A method for controlling a lighting system
FR3008210B1 (fr) Procede et systeme de realite augmentee pour la supervision
FR3003110B1 (fr) Procede de surveillance de communications pour systeme sur puce
FR3013658B1 (fr) Systeme et procede de freinage

Legal Events

Date Code Title Description
CA Change of address

Effective date: 20150616

PLFP Fee payment

Year of fee payment: 4

CD Change of name or company name

Owner name: SAGEM DEFENSE SECURITE, FR

Effective date: 20161214

CJ Change in legal form

Effective date: 20161214

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 9

PLFP Fee payment

Year of fee payment: 10

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12