FR2840443B1 - MEMORY ELEMENT HAVING A DEFINED NUMBER OF WRITING CYCLES - Google Patents

MEMORY ELEMENT HAVING A DEFINED NUMBER OF WRITING CYCLES

Info

Publication number
FR2840443B1
FR2840443B1 FR0206863A FR0206863A FR2840443B1 FR 2840443 B1 FR2840443 B1 FR 2840443B1 FR 0206863 A FR0206863 A FR 0206863A FR 0206863 A FR0206863 A FR 0206863A FR 2840443 B1 FR2840443 B1 FR 2840443B1
Authority
FR
France
Prior art keywords
memory element
defined number
writing cycles
cycles
writing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR0206863A
Other languages
French (fr)
Other versions
FR2840443A1 (en
Inventor
Richard Fournel
Jean Pierre Schoellkopf
Philippe Candelier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA filed Critical STMicroelectronics SA
Priority to FR0206863A priority Critical patent/FR2840443B1/en
Priority to US10/453,466 priority patent/US6977840B2/en
Publication of FR2840443A1 publication Critical patent/FR2840443A1/en
Application granted granted Critical
Publication of FR2840443B1 publication Critical patent/FR2840443B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/12Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/08Address circuits; Decoders; Word-line control circuits
FR0206863A 2002-06-04 2002-06-04 MEMORY ELEMENT HAVING A DEFINED NUMBER OF WRITING CYCLES Expired - Lifetime FR2840443B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR0206863A FR2840443B1 (en) 2002-06-04 2002-06-04 MEMORY ELEMENT HAVING A DEFINED NUMBER OF WRITING CYCLES
US10/453,466 US6977840B2 (en) 2002-06-04 2003-06-03 Storage element with a defined number of write cycles

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0206863A FR2840443B1 (en) 2002-06-04 2002-06-04 MEMORY ELEMENT HAVING A DEFINED NUMBER OF WRITING CYCLES

Publications (2)

Publication Number Publication Date
FR2840443A1 FR2840443A1 (en) 2003-12-05
FR2840443B1 true FR2840443B1 (en) 2005-04-29

Family

ID=29558961

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0206863A Expired - Lifetime FR2840443B1 (en) 2002-06-04 2002-06-04 MEMORY ELEMENT HAVING A DEFINED NUMBER OF WRITING CYCLES

Country Status (2)

Country Link
US (1) US6977840B2 (en)
FR (1) FR2840443B1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060271939A1 (en) * 2005-05-11 2006-11-30 Eric Joris Enterprise-to-enterprise integration
US20090119444A1 (en) * 2007-11-01 2009-05-07 Zerog Wireless, Inc., Delaware Corporation Multiple write cycle memory using redundant addressing
JP2011217349A (en) 2010-03-19 2011-10-27 Panasonic Corp Crystal oscillator circuit
CN112863583A (en) 2019-11-28 2021-05-28 长鑫存储技术有限公司 Programmable memory unit, programmable memory array and read-write method thereof

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4310879A (en) * 1979-03-08 1982-01-12 Pandeya Arun K Parallel processor having central processor memory extension
JPS6374188A (en) * 1986-09-18 1988-04-04 Canon Inc Functional block selecting device
JP2654215B2 (en) * 1990-01-19 1997-09-17 株式会社東芝 Semiconductor memory system
JP2784550B2 (en) * 1990-03-05 1998-08-06 三菱電機株式会社 Semiconductor storage device
US5200652A (en) * 1991-11-13 1993-04-06 Micron Technology, Inc. Programmable/reprogrammable structure combining both antifuse and fuse elements
US6002638A (en) * 1998-01-20 1999-12-14 Microchip Technology Incorporated Memory device having a switchable clock output and method therefor

Also Published As

Publication number Publication date
US20040017702A1 (en) 2004-01-29
US6977840B2 (en) 2005-12-20
FR2840443A1 (en) 2003-12-05

Similar Documents

Publication Publication Date Title
DE69937259D1 (en) Non-volatile memory register
DE69931288D1 (en) Determination of the latency of a computer memory
ITMI20030913A1 (en) MULTIPLE MODE DATA BUFFER MEMORY E
FR2770328B1 (en) REMANENT MEMORY POINT
NO20042259L (en) Transaction memory management program
DE60214496D1 (en) memory array
DE60202898D1 (en) Memory access arbitration with guaranteed data transfer rate
FI20021283A0 (en) Arrangement of a data transfer connection
DE60021819D1 (en) Data shift register
DE69622115D1 (en) Improvements to or related to non-volatile memory devices
DE60212004D1 (en) memory array
DE60233624D1 (en) memory array
DE60119111D1 (en) ACCESS CONTROL TO A DATA PROCESSOR
FR2840443B1 (en) MEMORY ELEMENT HAVING A DEFINED NUMBER OF WRITING CYCLES
DE59913627D1 (en) Integrated memory
DE60038133D1 (en) Non-volatile memory
DE69812038D1 (en) Non-volatile MOS memory
FR2845178B3 (en) COMPUTER DEVICE WITH FLASH MEMORY FUNCTION
FR2807562B1 (en) DEVICE FOR READING A MEMORY
IT1318979B1 (en) SEMICONDUCTOR MEMORY ARCHITECTURE
DE59913808D1 (en) Integrated memory
FR2793333B1 (en) MEMORY DEVICE CONTAINING RIGHTS
DE59902403D1 (en) Integrated memory
DE60133021D1 (en) memory array
DE60315918D1 (en) Load-linked / store conditional mechanism in a cc-numa (cache-coherent nonuniform memory access) system

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 15

PLFP Fee payment

Year of fee payment: 16

PLFP Fee payment

Year of fee payment: 17

PLFP Fee payment

Year of fee payment: 19

PLFP Fee payment

Year of fee payment: 20