FR2839224B1 - Procede pour effectuer une phase de multiplication modulaire de deux operandes en multiprecision et cryptoprocesseur pour la mise en oeuvre du procede - Google Patents

Procede pour effectuer une phase de multiplication modulaire de deux operandes en multiprecision et cryptoprocesseur pour la mise en oeuvre du procede

Info

Publication number
FR2839224B1
FR2839224B1 FR0205445A FR0205445A FR2839224B1 FR 2839224 B1 FR2839224 B1 FR 2839224B1 FR 0205445 A FR0205445 A FR 0205445A FR 0205445 A FR0205445 A FR 0205445A FR 2839224 B1 FR2839224 B1 FR 2839224B1
Authority
FR
France
Prior art keywords
multiprecision
operands
multiplication
phase
cryptoprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0205445A
Other languages
English (en)
Other versions
FR2839224A1 (fr
Inventor
Jean Francois Dhem
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gemplus SA
Original Assignee
Gemplus Card International SA
Gemplus SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gemplus Card International SA, Gemplus SA filed Critical Gemplus Card International SA
Priority to FR0205445A priority Critical patent/FR2839224B1/fr
Priority to PCT/FR2003/001367 priority patent/WO2003093974A2/fr
Priority to AU2003265535A priority patent/AU2003265535A1/en
Publication of FR2839224A1 publication Critical patent/FR2839224A1/fr
Application granted granted Critical
Publication of FR2839224B1 publication Critical patent/FR2839224B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
FR0205445A 2002-04-30 2002-04-30 Procede pour effectuer une phase de multiplication modulaire de deux operandes en multiprecision et cryptoprocesseur pour la mise en oeuvre du procede Expired - Fee Related FR2839224B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR0205445A FR2839224B1 (fr) 2002-04-30 2002-04-30 Procede pour effectuer une phase de multiplication modulaire de deux operandes en multiprecision et cryptoprocesseur pour la mise en oeuvre du procede
PCT/FR2003/001367 WO2003093974A2 (fr) 2002-04-30 2003-04-30 Procede de multiplication modulaire
AU2003265535A AU2003265535A1 (en) 2002-04-30 2003-04-30 Method of performing a multiprecision modular multiplication phase with two operands and a cryptoprocessor for carrying out said method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0205445A FR2839224B1 (fr) 2002-04-30 2002-04-30 Procede pour effectuer une phase de multiplication modulaire de deux operandes en multiprecision et cryptoprocesseur pour la mise en oeuvre du procede

Publications (2)

Publication Number Publication Date
FR2839224A1 FR2839224A1 (fr) 2003-10-31
FR2839224B1 true FR2839224B1 (fr) 2007-05-04

Family

ID=28800079

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0205445A Expired - Fee Related FR2839224B1 (fr) 2002-04-30 2002-04-30 Procede pour effectuer une phase de multiplication modulaire de deux operandes en multiprecision et cryptoprocesseur pour la mise en oeuvre du procede

Country Status (3)

Country Link
AU (1) AU2003265535A1 (fr)
FR (1) FR2839224B1 (fr)
WO (1) WO2003093974A2 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112506468B (zh) * 2020-12-09 2023-04-28 上海交通大学 支持高吞吐多精度乘法运算的risc-v通用处理器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2658932A1 (fr) * 1990-02-23 1991-08-30 Koninkl Philips Electronics Nv Procede de codage selon la methode dite rsa, par un microcontroleur et dispositif utilisant ce procede.

Also Published As

Publication number Publication date
WO2003093974A3 (fr) 2004-04-01
AU2003265535A1 (en) 2003-11-17
WO2003093974A2 (fr) 2003-11-13
AU2003265535A8 (en) 2003-11-17
FR2839224A1 (fr) 2003-10-31

Similar Documents

Publication Publication Date Title
WO2003073270A1 (fr) Procede d'estimation de puissance de simulation d'ensemble d'instructions de processeur
GB2334358A (en) Multiplier for performing 3D graphics interpolations
KR960701409A (ko) 직접형 유한 임펄스 응답 필터 및 이 필터에서 스칼라 적을 계산하는 방법
US20120076294A1 (en) Arithmetic method and apparatus for supporting aes and aria encryption/decryption functions
TW200608185A (en) Method and system for checking rotate, shift and sign extension functions using a modulo function
Zhang et al. Inverse problem of minimum cuts
US20040260914A1 (en) Data packet arithmetic logic devices and methods
JP5269911B2 (ja) Ｄｆｔ計算用装置
US20050235025A1 (en) Dual-multiply-accumulator operation optimized for even and odd multisample calculations
FR2839224B1 (fr) Procede pour effectuer une phase de multiplication modulaire de deux operandes en multiprecision et cryptoprocesseur pour la mise en oeuvre du procede
Bi et al. Sampling rate conversion based on DFT and DCT
US6750798B2 (en) Apparatus for processing knock sensor signal
Sakellariou et al. Application-specific low-power multipliers
Tell et al. A converged hardware solution for FFT, DCT and Walsh transform
KR970012128A (ko) 재곱 연산 가속기를 지니는 부스 승산기
Zeng Énumérations de permutations et J-fractions continues
Sadaghiani et al. Low complexity multiplierless welch estimator based on memory-based FFT
Chen et al. Global attractivity of the difference equation xn+ 1=(xn+ αxn-1)/(β+ xn)
KR100377997B1 (ko) 주파수 에러에 대응하는 상관값의 계산장치 및 방법과 상관값의 계산 프로그램이 내장된 기록매체
Fukushima Reduction of round-off errors in the extrapolation methods and its application to the integration of orbital motion
WO2002048901A3 (fr) Procede et circuit pour la realisation d'une transformation de fourier rapide, et leur utilisation
WO2003093970A3 (fr) Dispositif et procede pour calculer un quotient entier
EP1286466A1 (fr) Filtre adapte
JP2013513866A (ja) 共用フローグラフに基づく離散コサイン変換のための回路
Radulovic The Bootstrap of Empirical Processes for�-Mixing Sequences

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20091231