AU2003265535A8 - Method of performing a multiprecision modular multiplication phase with two operands and a cryptoprocessor for carrying out said method - Google Patents

Method of performing a multiprecision modular multiplication phase with two operands and a cryptoprocessor for carrying out said method

Info

Publication number
AU2003265535A8
AU2003265535A8 AU2003265535A AU2003265535A AU2003265535A8 AU 2003265535 A8 AU2003265535 A8 AU 2003265535A8 AU 2003265535 A AU2003265535 A AU 2003265535A AU 2003265535 A AU2003265535 A AU 2003265535A AU 2003265535 A8 AU2003265535 A8 AU 2003265535A8
Authority
AU
Australia
Prior art keywords
multiprecision
cryptoprocessor
operands
carrying
modular multiplication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003265535A
Other versions
AU2003265535A1 (en
Inventor
Jean-Francois Dhem
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gemplus SA
Original Assignee
Gemplus Card International SA
Gemplus SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gemplus Card International SA, Gemplus SA filed Critical Gemplus Card International SA
Publication of AU2003265535A1 publication Critical patent/AU2003265535A1/en
Publication of AU2003265535A8 publication Critical patent/AU2003265535A8/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
AU2003265535A 2002-04-30 2003-04-30 Method of performing a multiprecision modular multiplication phase with two operands and a cryptoprocessor for carrying out said method Abandoned AU2003265535A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0205445A FR2839224B1 (en) 2002-04-30 2002-04-30 METHOD FOR PERFORMING A MODULAR MULTIPLICATION PHASE OF TWO OPERANDS IN MULTIPRECISION AND CRYPTOPROCESSOR FOR THE IMPLEMENTATION OF THE METHOD
FR02/05445 2002-04-30
PCT/FR2003/001367 WO2003093974A2 (en) 2002-04-30 2003-04-30 Method of performing a multiprecision modular multiplication phase with two operands and a cryptoprocessor for carrying out said method

Publications (2)

Publication Number Publication Date
AU2003265535A1 AU2003265535A1 (en) 2003-11-17
AU2003265535A8 true AU2003265535A8 (en) 2003-11-17

Family

ID=28800079

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2003265535A Abandoned AU2003265535A1 (en) 2002-04-30 2003-04-30 Method of performing a multiprecision modular multiplication phase with two operands and a cryptoprocessor for carrying out said method

Country Status (3)

Country Link
AU (1) AU2003265535A1 (en)
FR (1) FR2839224B1 (en)
WO (1) WO2003093974A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112506468B (en) * 2020-12-09 2023-04-28 上海交通大学 RISC-V general processor supporting high throughput multi-precision multiplication operation

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2658932A1 (en) * 1990-02-23 1991-08-30 Koninkl Philips Electronics Nv METHOD OF ENCODING THE RSA METHOD BY A MICROCONTROLLER AND DEVICE USING THE SAME

Also Published As

Publication number Publication date
WO2003093974A3 (en) 2004-04-01
AU2003265535A1 (en) 2003-11-17
FR2839224A1 (en) 2003-10-31
WO2003093974A2 (en) 2003-11-13
FR2839224B1 (en) 2007-05-04

Similar Documents

Publication Publication Date Title
AU2003248784A8 (en) Methods and apparatuses for financing and marketing a creative work
AU2003206709A1 (en) Arithmetic unit and method for carrying out an arithmetic operation with coded operands
AU2003205092A1 (en) Value recycling facility for multithreaded computations
AU2003289909A1 (en) Device and method for calculating a multiplication involving a shifting of the multiplicand
AU2003233192A8 (en) Device and method for calculating a result of a modular multiplication
AU2003293861A1 (en) Modular multiplication with parallel calculation of look-ahead parameters
AU2003284054A1 (en) Method for rapid interpretation of results returned by a compare instruction of composite operands
AU2003297045A1 (en) Method and apparatus for aligning operands for a processor
AU2003250361A8 (en) Processor for performing arithmetic operations in composite operands
AU2003265535A8 (en) Method of performing a multiprecision modular multiplication phase with two operands and a cryptoprocessor for carrying out said method
AU2003223734A1 (en) Fast multiplication circuits
AU2003279421A1 (en) Method and a system for performing a multiplication operation and a device
HRP20041129A2 (en) A method of transporting unit loads
AU2003246516A1 (en) Method and integrated circuit for carrying out a multiplication modulo m
AU2003243645A1 (en) Method and apparatus for speculative instruction execution
HK1098378A1 (en) Neutrophilia inhibitor
EP1581073A4 (en) A parallel handle system and method for designing a parallel handle system
GB0302522D0 (en) A multi-phase shifter apparatus and method
AU2003255434A1 (en) Built-in element and method for fastening a built-in element to a worktop
AU2002361011A1 (en) Arithmetic-logic unit and method for combining a first operand with a second operand
AU2003274178A8 (en) Method and arrangement for input mode selection
AU2003265508A1 (en) Montgomery multiplication
AU2003224151A1 (en) Circuit and method for carrying out a calculation
AU2001292111A1 (en) A parallel counter and a logic circuit for performing multiplication
AU2003214260A1 (en) Arithmetic unit and adding method

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase