AU2002361011A1 - Arithmetic-logic unit and method for combining a first operand with a second operand - Google Patents

Arithmetic-logic unit and method for combining a first operand with a second operand

Info

Publication number
AU2002361011A1
AU2002361011A1 AU2002361011A AU2002361011A AU2002361011A1 AU 2002361011 A1 AU2002361011 A1 AU 2002361011A1 AU 2002361011 A AU2002361011 A AU 2002361011A AU 2002361011 A AU2002361011 A AU 2002361011A AU 2002361011 A1 AU2002361011 A1 AU 2002361011A1
Authority
AU
Australia
Prior art keywords
operand
arithmetic
combining
logic unit
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2002361011A
Inventor
Berndt Gammel
Franz Klug
Oliver Kniffler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Publication of AU2002361011A1 publication Critical patent/AU2002361011A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G06F7/575—Basic arithmetic logic units, i.e. devices selectable to perform either addition, subtraction or one of several logical operations, using, at least partially, the same circuitry

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Storage Device Security (AREA)
  • Complex Calculations (AREA)
AU2002361011A 2002-01-16 2002-12-18 Arithmetic-logic unit and method for combining a first operand with a second operand Abandoned AU2002361011A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE10201444A DE10201444A1 (en) 2002-01-16 2002-01-16 Calculator and method for combining a first operand with a second operand
DE10201444.2 2002-01-16
PCT/EP2002/014492 WO2003060694A1 (en) 2002-01-16 2002-12-18 Arithmetic-logic unit and method for combining a first operand with a second operand

Publications (1)

Publication Number Publication Date
AU2002361011A1 true AU2002361011A1 (en) 2003-07-30

Family

ID=7712271

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2002361011A Abandoned AU2002361011A1 (en) 2002-01-16 2002-12-18 Arithmetic-logic unit and method for combining a first operand with a second operand

Country Status (4)

Country Link
EP (1) EP1466245B1 (en)
AU (1) AU2002361011A1 (en)
DE (2) DE10201444A1 (en)
WO (1) WO2003060694A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102006006057B4 (en) 2006-02-09 2007-12-27 Infineon Technologies Ag Data encryption apparatus and method for encrypting data
US7921148B2 (en) * 2006-08-09 2011-04-05 Infineon Technologies Ag Standard cell for arithmetic logic unit and chip card controller

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3123977B2 (en) * 1998-06-04 2001-01-15 日本電気株式会社 Programmable function block

Also Published As

Publication number Publication date
EP1466245A1 (en) 2004-10-13
DE50202957D1 (en) 2005-06-02
DE10201444A1 (en) 2003-07-31
WO2003060694A1 (en) 2003-07-24
EP1466245B1 (en) 2005-04-27

Similar Documents

Publication Publication Date Title
AU2003206709A1 (en) Arithmetic unit and method for carrying out an arithmetic operation with coded operands
AU2003286519A1 (en) Providing a secure execution mode in a pre-boot environment
AU2003248784A1 (en) Methods and apparatuses for financing and marketing a creative work
AU2003207522A1 (en) Point-of-transaction machine with improved versatility and related method
AU2003253096A1 (en) A console and module therefor
GB0325503D0 (en) Electronic systems and methods for providing a trading interface with advanced features
AU2003273033A1 (en) Information processor and program
AU2003220611A8 (en) Method and system for providing a thin film
AU2002361717A1 (en) Secure execution mode exceptions
AU2003209280A1 (en) Providing multimedia on demand in a near on demand environment
AU2003297045A1 (en) Method and apparatus for aligning operands for a processor
AU2003205939A1 (en) Turboblower and method for operating such a turboblower
AU2003250361A1 (en) Processor for performing arithmetic operations in composite operands
AU2003236155A1 (en) A method for boost with low loss and its device
AU2002361011A1 (en) Arithmetic-logic unit and method for combining a first operand with a second operand
AU2002357631A1 (en) Image synthesizer and program
AU2003216596A1 (en) Testing content in a conditional access system
AU2003261577A1 (en) A language-code input method
AU2003203330A1 (en) A panel display and display method thereof
AU2003274178A1 (en) Method and arrangement for input mode selection
AU2003225918A1 (en) Computer transporter in a drawer
AU2003243901A1 (en) Construction concept for a computer
AU2003214260A1 (en) Arithmetic unit and adding method
AU2003235626A1 (en) Device and method for multiplying or dividing a first operand by a second operand
AU2003227416A1 (en) Electronic document editing program

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase