FR2821449B1 - Procede de gestion d'instructions au sein d'un processeur a architecture decouplee, en particulier un processeur de traitement numerique du signal, et processeur correspondant - Google Patents

Procede de gestion d'instructions au sein d'un processeur a architecture decouplee, en particulier un processeur de traitement numerique du signal, et processeur correspondant

Info

Publication number
FR2821449B1
FR2821449B1 FR0102647A FR0102647A FR2821449B1 FR 2821449 B1 FR2821449 B1 FR 2821449B1 FR 0102647 A FR0102647 A FR 0102647A FR 0102647 A FR0102647 A FR 0102647A FR 2821449 B1 FR2821449 B1 FR 2821449B1
Authority
FR
France
Prior art keywords
processor
signal processing
digital signal
managing instructions
decoupled architecture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR0102647A
Other languages
English (en)
Other versions
FR2821449A1 (fr
Inventor
Andrew Cofler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
STMicroelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA filed Critical STMicroelectronics SA
Priority to FR0102647A priority Critical patent/FR2821449B1/fr
Priority to US10/083,629 priority patent/US6854049B2/en
Publication of FR2821449A1 publication Critical patent/FR2821449A1/fr
Application granted granted Critical
Publication of FR2821449B1 publication Critical patent/FR2821449B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3814—Implementation provisions of instruction buffers, e.g. prefetch buffer; banks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3824—Operand accessing
    • G06F9/383—Operand prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
FR0102647A 2001-02-27 2001-02-27 Procede de gestion d'instructions au sein d'un processeur a architecture decouplee, en particulier un processeur de traitement numerique du signal, et processeur correspondant Expired - Fee Related FR2821449B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR0102647A FR2821449B1 (fr) 2001-02-27 2001-02-27 Procede de gestion d'instructions au sein d'un processeur a architecture decouplee, en particulier un processeur de traitement numerique du signal, et processeur correspondant
US10/083,629 US6854049B2 (en) 2001-02-27 2002-02-26 Method of handling instructions within a processor with decoupled architecture, in particular a processor for digital signal processing, and corresponding processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0102647A FR2821449B1 (fr) 2001-02-27 2001-02-27 Procede de gestion d'instructions au sein d'un processeur a architecture decouplee, en particulier un processeur de traitement numerique du signal, et processeur correspondant

Publications (2)

Publication Number Publication Date
FR2821449A1 FR2821449A1 (fr) 2002-08-30
FR2821449B1 true FR2821449B1 (fr) 2003-07-04

Family

ID=8860493

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0102647A Expired - Fee Related FR2821449B1 (fr) 2001-02-27 2001-02-27 Procede de gestion d'instructions au sein d'un processeur a architecture decouplee, en particulier un processeur de traitement numerique du signal, et processeur correspondant

Country Status (2)

Country Link
US (1) US6854049B2 (fr)
FR (1) FR2821449B1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040158695A1 (en) * 1999-05-03 2004-08-12 Laurent Ugen Method and apparatus for handling transfer of guarded instructions in a computer system
US7107187B1 (en) * 2003-11-12 2006-09-12 Sprint Communications Company L.P. Method for modeling system performance
EP2453631B1 (fr) 2010-11-15 2016-06-22 BlackBerry Limited Mise en bac à sable d'application à base de source de données
US10353707B2 (en) 2017-07-12 2019-07-16 International Business Machines Corporation Efficient pointer load and format

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6015745A (ja) * 1983-07-06 1985-01-26 Nec Corp 情報処理装置
KR100248903B1 (ko) * 1992-09-29 2000-03-15 야스카와 히데아키 수퍼스칼라마이크로프로세서에서의 적재 및 저장연산처리방법 및 시스템
US5664137A (en) * 1994-01-04 1997-09-02 Intel Corporation Method and apparatus for executing and dispatching store operations in a computer system
US5854914A (en) * 1996-02-13 1998-12-29 Intel Corporation Mechanism to improved execution of misaligned loads
US6119221A (en) * 1996-11-01 2000-09-12 Matsushita Electric Industrial Co., Ltd. Instruction prefetching apparatus and instruction prefetching method for processing in a processor
US6463514B1 (en) * 1998-02-18 2002-10-08 International Business Machines Corporation Method to arbitrate for a cache block
US6560674B1 (en) * 1998-10-14 2003-05-06 Hitachi, Ltd. Data cache system
EP1050807A1 (fr) * 1999-05-03 2000-11-08 Sgs Thomson Microelectronics Sa Accès à mémoire dans une mémoire d'ordinateur
EP1050805B1 (fr) * 1999-05-03 2008-12-17 STMicroelectronics S.A. Transmission de valeurs de protection dans un système d' ordinateur
US6704817B1 (en) * 2000-08-31 2004-03-09 Hewlett-Packard Development Company, L.P. Computer architecture and system for efficient management of bi-directional bus

Also Published As

Publication number Publication date
US20020147901A1 (en) 2002-10-10
FR2821449A1 (fr) 2002-08-30
US6854049B2 (en) 2005-02-08

Similar Documents

Publication Publication Date Title
FR2826823B1 (fr) Procede et dispositif de traitement d'un signal numerique code
FR2826227B1 (fr) Procede et dispositif de traitement d'un signal numerique code
EP0762288A3 (fr) Antémémoire avec préchargement de données
FR2814873B1 (fr) Systeme d'imagerie par ultrasons, sonde a ultrasons et procede associe
FR2806570B1 (fr) Procede et dispositif de codage d'images video
FR2831789B1 (fr) Procede et dispositif pour l'evaluation de la secheresse cutanee notamment
FR2818769B1 (fr) Procede et systeme d'exploitation temps reel multitaches
FR2796779B1 (fr) Dispositif et procede de decodage de turbo-code a correction d'erreurs et systeme de decodage de turbo-code
FR2808212B1 (fr) Procede et systeme de determination d'un seuil de bruit dans un systeme de cardiostimulation
DE60114515D1 (de) Signalverarbeitungsvorrichtung und -verfahren
FR2821449B1 (fr) Procede de gestion d'instructions au sein d'un processeur a architecture decouplee, en particulier un processeur de traitement numerique du signal, et processeur correspondant
FR2814569B1 (fr) Procede et systeme pour analyser et traiter en temps reel les donnees sur internet
FI20021149A (fi) Sondijärjestelmä, sondijärjestelmän vastaanotin sekä signaalinkäsittelymenetelmä sondivastaanottimessa
FR2860587B1 (fr) Procede et dispositif pour corriger l'evaluation des seuils de commutation dans un capteur magnetique
EP1395063A4 (fr) Dispositif d'imagerie et procede de traitement de signaux associe
FR2803968B1 (fr) Procede et dispositif de restitution d'un signal lumineux
FR2821448B1 (fr) Procede de gestion d'instructions gardees au sein d'un processeur, en particulier un processeur de traitement numerique du signal, et processeur correspondant
DE60018430D1 (de) Bildverarbeitungsverfahren, -system und-vorrichtung zur rauschverminderung in einer fadenförmigen struktur darstellenden bildsequenz
FR2821450B1 (fr) Procede de gestion d'instructions de branchement au sein d'un processeur, en particulier un processeur de traitement numerique du signal, et processeur correspondant
FR2793589B1 (fr) Dispositif pour traiter l'information de phase d'un signal acoustique et procede correspondant
GB2386714B (en) Digital signal processing method and data processor
ITTO20010179A0 (it) Sistema e metodo per l'accesso a strutture multimediali.
FR2816781B1 (fr) Procede et dispositif de securisation d'un portail dans un systeme informatique
FR2817460B1 (fr) Procede et systeme pour simuler l'elargissement de diametre d'une lesion d'un vaisseau sanguin, en particulier une stenose, a l'aide d'une prothese endovasculaire
FR2850179B1 (fr) Dispositif d'antememoire pour un processeur de signal numerique et procede de commande

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20071030