FR2752652B1 - Recuperation sans a-coup de l'impulsion d'horloge sur les reseaux atm - Google Patents

Recuperation sans a-coup de l'impulsion d'horloge sur les reseaux atm

Info

Publication number
FR2752652B1
FR2752652B1 FR9710733A FR9710733A FR2752652B1 FR 2752652 B1 FR2752652 B1 FR 2752652B1 FR 9710733 A FR9710733 A FR 9710733A FR 9710733 A FR9710733 A FR 9710733A FR 2752652 B1 FR2752652 B1 FR 2752652B1
Authority
FR
France
Prior art keywords
clock pulse
atm networks
smooth recovery
recovery
smooth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9710733A
Other languages
English (en)
Other versions
FR2752652A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsemi Semiconductor ULC
Original Assignee
Mitel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitel Corp filed Critical Mitel Corp
Publication of FR2752652A1 publication Critical patent/FR2752652A1/fr
Application granted granted Critical
Publication of FR2752652B1 publication Critical patent/FR2752652B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0697—Synchronisation in a packet node
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/143—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by switching the reference signal of the phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5614—User Network Interface
    • H04L2012/5616—Terminal equipment, e.g. codecs, synch.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
FR9710733A 1996-08-23 1997-08-22 Recuperation sans a-coup de l'impulsion d'horloge sur les reseaux atm Expired - Fee Related FR2752652B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA002184013A CA2184013A1 (fr) 1996-08-23 1996-08-23 Restitution des signaux d'horloge dans les reseaux mta

Publications (2)

Publication Number Publication Date
FR2752652A1 FR2752652A1 (fr) 1998-02-27
FR2752652B1 true FR2752652B1 (fr) 1999-12-03

Family

ID=4158785

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9710733A Expired - Fee Related FR2752652B1 (fr) 1996-08-23 1997-08-22 Recuperation sans a-coup de l'impulsion d'horloge sur les reseaux atm

Country Status (5)

Country Link
US (1) US6144674A (fr)
CA (1) CA2184013A1 (fr)
DE (1) DE19736823A1 (fr)
FR (1) FR2752652B1 (fr)
GB (1) GB2316557B (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2357382B (en) 1999-12-17 2004-03-31 Mitel Corp Clock recovery PLL
DE19962320A1 (de) * 1999-12-23 2001-07-26 Daimler Chrysler Ag Vorrichtung zur Übertragung von Telemetriedaten
US6937683B1 (en) 2000-03-24 2005-08-30 Cirronet Inc. Compact digital timing recovery circuits, devices, systems and processes
GB0205350D0 (en) * 2002-03-07 2002-04-24 Zarlink Semiconductor Inc Clock synchronisation over a packet network using SRTS without a common network clock
AU2003253825A1 (en) * 2002-07-08 2004-01-23 Globespanvirata Incorporated System and method for providing network timing recovery
US7356076B2 (en) * 2002-11-01 2008-04-08 Broadcom Corporation System and method supporting auto-recovery in a transceiver system
US7636411B2 (en) * 2003-06-30 2009-12-22 Intel Corporation I/O link with configurable forwarded and derived clocks
DE10357477B4 (de) * 2003-12-09 2008-11-06 Nokia Siemens Networks Gmbh & Co.Kg Schaltungsanordnung und Verfahren zur Taktsynchronisation
US7573303B1 (en) 2007-06-08 2009-08-11 Integrated Device Technology, Inc Digitally controlled system on-chip (SOC) clock generator
US10514720B1 (en) 2018-06-19 2019-12-24 Aura Semiconductor Pvt. Ltd Hitless switching when generating an output clock derived from multiple redundant input clocks
US11588489B1 (en) 2021-10-06 2023-02-21 Shaoxing Yuanfang Semiconductor Co., Ltd. Obtaining lock in a phase-locked loop (PLL) upon being out of phase-lock
US11923864B2 (en) 2021-10-18 2024-03-05 Shaoxing Yuanfang Semiconductor Co., Ltd. Fast switching of output frequency of a phase locked loop (PLL)
US11967965B2 (en) 2021-11-03 2024-04-23 Shaoxing Yuanfang Semiconductor Co., Ltd. Generating divided signals from phase-locked loop (PLL) output when reference clock is unavailable

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4972442A (en) * 1989-04-27 1990-11-20 Northern Telecom Limited Phase-locked loop clock
US5249206A (en) * 1989-08-11 1993-09-28 International Business Machines Corporation Fault-tolerant clock for multicomputer complex
US5184350A (en) * 1991-04-17 1993-02-02 Raytheon Company Telephone communication system having an enhanced timing circuit
US5260979A (en) * 1991-05-28 1993-11-09 Codex Corp. Circuit and method of switching between redundant clocks for a phase lock loop
US5260978A (en) * 1992-10-30 1993-11-09 Bell Communications Research, Inc. Synchronous residual time stamp for timing recovery in a broadband network
GB2282719B (en) * 1993-09-13 1998-04-22 Adc Telecommunications Inc Digitally controlled phase locked loop
CA2130871C (fr) * 1993-11-05 1999-09-28 John M. Alder Circuit a boucle a asservissement de phase a mode de retenue
GB9419611D0 (en) * 1994-09-29 1994-11-16 Plessey Telecomm Constant bit rate synchronisation
DE4442306C2 (de) * 1994-11-28 1997-12-18 Siemens Ag Verfahren und Anordnung zur Ermittlung von Phasenänderungen eines Referenz-Eingangssignals eines Phasenregelkreises
US5822383A (en) * 1995-12-15 1998-10-13 Cisco Technology, Inc. System and method for maintaining network synchronization utilizing digital phase comparison techniques with synchronous residual time stamps

Also Published As

Publication number Publication date
CA2184013A1 (fr) 1998-02-24
DE19736823A1 (de) 1998-02-26
US6144674A (en) 2000-11-07
GB2316557B (en) 2000-12-20
GB9717422D0 (en) 1997-10-22
FR2752652A1 (fr) 1998-02-27
GB2316557A (en) 1998-02-25

Similar Documents

Publication Publication Date Title
DE69714887D1 (de) Asymetrische Druckkopföffnung
DE69714940D1 (de) Verbesserter Geldausgabeautomat
FR2752652B1 (fr) Recuperation sans a-coup de l'impulsion d'horloge sur les reseaux atm
DE69734750D1 (de) Wiederherstellungstechnik mit Alternativring
ITUD940139A0 (it) Separatore d'aria
IT1313185B1 (it) Gruppo di chiusura di estremita'.
NO990859D0 (no) 1,2,3,4-tetrahydro-benzofuro[3,2-c]pyridinderivater
ES1033012Y (es) Coche-silla infantil biplaza.
DE3854720D1 (de) Schneeskis mit mikrorillen.
FR2749598B1 (fr) Bandeaux creux contenant les dechets de pneus usages et servant de 2e rail de securite sur voies routieres
DE69620804D1 (de) Separator mit festkörperumschalter
NO983473D0 (no) Separator
FR2719646B1 (fr) Vanne de charge d'accumulateur.
FI945604A0 (fi) Kokoontaitettava lumikola
ATA198296A (de) Peltonrad - vorspannung
KR970062543U (ko) 교통신호등용 철주 조립체
FR2726588B1 (fr) Bandes de dissuasion de stationnement abusif sur les trottoirs
DK0810216T3 (da) Derivater af 10,11-dihydro-10-oxo-5H-dibenz/b/,f/azepin-5-carboxamid
ES1034438Y (es) Poste para cerramientos y emparrados de espaldera.
FR2749654B3 (fr) Temoin ideal de degustation
KR970058501U (ko) 도로용 중앙분리대
KR960029700U (ko) 클라이스트론의 콜렉터 구조
FR2744643B1 (fr) Raquette a neige a spatule d'attaque
ES1035477Y (es) Pinza-juego infantil.
DE19781928T1 (de) Bistabiler Mikroaktuator mit gekoppelten Membranen

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20100430