FR2739491B1 - Procede de modification du dopage d'une couche de silicium - Google Patents
Procede de modification du dopage d'une couche de siliciumInfo
- Publication number
- FR2739491B1 FR2739491B1 FR9511626A FR9511626A FR2739491B1 FR 2739491 B1 FR2739491 B1 FR 2739491B1 FR 9511626 A FR9511626 A FR 9511626A FR 9511626 A FR9511626 A FR 9511626A FR 2739491 B1 FR2739491 B1 FR 2739491B1
- Authority
- FR
- France
- Prior art keywords
- doping
- modifying
- silicon layer
- silicon
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/40—Resistors
- H10D1/47—Resistors having no potential barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/22—Apparatus or processes specially adapted for manufacturing resistors adapted for trimming
- H01C17/26—Apparatus or processes specially adapted for manufacturing resistors adapted for trimming by converting resistive material
-
- H10D64/01312—
-
- H10P95/00—
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Integrated Circuits (AREA)
- Electrodes Of Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9511626A FR2739491B1 (fr) | 1995-09-28 | 1995-09-28 | Procede de modification du dopage d'une couche de silicium |
| US08/713,083 US6645803B1 (en) | 1995-09-28 | 1996-09-12 | Method for modifying the doping level of a silicon layer |
| EP96410099A EP0766293A2 (fr) | 1995-09-28 | 1996-09-24 | Procédé de modification du dopage d'une couche de silicium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR9511626A FR2739491B1 (fr) | 1995-09-28 | 1995-09-28 | Procede de modification du dopage d'une couche de silicium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| FR2739491A1 FR2739491A1 (fr) | 1997-04-04 |
| FR2739491B1 true FR2739491B1 (fr) | 1997-12-12 |
Family
ID=9483195
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR9511626A Expired - Fee Related FR2739491B1 (fr) | 1995-09-28 | 1995-09-28 | Procede de modification du dopage d'une couche de silicium |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6645803B1 (cg-RX-API-DMAC10.html) |
| EP (1) | EP0766293A2 (cg-RX-API-DMAC10.html) |
| FR (1) | FR2739491B1 (cg-RX-API-DMAC10.html) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6730984B1 (en) * | 2000-11-14 | 2004-05-04 | International Business Machines Corporation | Increasing an electrical resistance of a resistor by oxidation or nitridization |
| CA2533225C (en) * | 2006-01-19 | 2016-03-22 | Technologies Ltrim Inc. | A tunable semiconductor component provided with a current barrier |
| US8969151B2 (en) * | 2008-02-29 | 2015-03-03 | Globalfoundries Singapore Pte. Ltd. | Integrated circuit system employing resistance altering techniques |
| US11037921B2 (en) * | 2019-10-15 | 2021-06-15 | Nanya Technology Corporation | Off chip driver structure |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4042950A (en) * | 1976-03-01 | 1977-08-16 | Advanced Micro Devices, Inc. | Platinum silicide fuse links for integrated circuit devices |
| US4198744A (en) * | 1978-08-16 | 1980-04-22 | Harris Corporation | Process for fabrication of fuse and interconnects |
| JPS57208172A (en) * | 1981-06-17 | 1982-12-21 | Nec Corp | Controlling method for threshold voltage of mos field effect transistor |
| JPH0638496B2 (ja) * | 1983-06-27 | 1994-05-18 | 日本電気株式会社 | 半導体装置 |
| US4555842A (en) * | 1984-03-19 | 1985-12-03 | At&T Bell Laboratories | Method of fabricating VLSI CMOS devices having complementary threshold voltages |
| EP0164186A1 (en) * | 1984-04-02 | 1985-12-11 | Monolithic Memories, Inc. | Method of manufacturing CMOS devices |
| US4830976A (en) * | 1984-10-01 | 1989-05-16 | American Telephone And Telegraph Company, At&T Bell Laboratories | Integrated circuit resistor |
| US4606781A (en) * | 1984-10-18 | 1986-08-19 | Motorola, Inc. | Method for resistor trimming by metal migration |
| US4683442A (en) | 1984-10-18 | 1987-07-28 | Motorola, Inc. | Operational amplifier circuit utilizing resistors trimmed by metal migration |
| US4870472A (en) | 1984-10-18 | 1989-09-26 | Motorola, Inc. | Method for resistor trimming by metal migration |
| JPS63177560A (ja) * | 1987-01-19 | 1988-07-21 | Oki Electric Ind Co Ltd | Mos型半導体集積回路の製造方法 |
| GB8710359D0 (en) * | 1987-05-01 | 1987-06-03 | Inmos Ltd | Semiconductor element |
| US4786611A (en) * | 1987-10-19 | 1988-11-22 | Motorola, Inc. | Adjusting threshold voltages by diffusion through refractory metal silicides |
| JPH01214170A (ja) * | 1988-02-23 | 1989-08-28 | Mitsubishi Electric Corp | 絶縁ゲート型半導体装置の製造方法 |
| JPH0824189B2 (ja) * | 1988-05-12 | 1996-03-06 | 三菱電機株式会社 | 半導体装置の製造方法 |
| JPH05183130A (ja) * | 1991-12-27 | 1993-07-23 | Nippon Steel Corp | 半導体記憶装置の製造方法 |
| US5478771A (en) * | 1993-05-28 | 1995-12-26 | Sgs-Thomson Microelectronics, Inc. | Method of forming local interconnect structure without P-N junction between active elements |
| US5416034A (en) * | 1993-06-30 | 1995-05-16 | Sgs-Thomson Microelectronics, Inc. | Method of making resistor with silicon-rich silicide contacts for an integrated circuit |
| US5708291A (en) * | 1995-09-29 | 1998-01-13 | Intel Corporation | Silicide agglomeration fuse device |
-
1995
- 1995-09-28 FR FR9511626A patent/FR2739491B1/fr not_active Expired - Fee Related
-
1996
- 1996-09-12 US US08/713,083 patent/US6645803B1/en not_active Expired - Lifetime
- 1996-09-24 EP EP96410099A patent/EP0766293A2/fr not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| EP0766293A2 (fr) | 1997-04-02 |
| EP0766293A3 (cg-RX-API-DMAC10.html) | 1997-04-16 |
| FR2739491A1 (fr) | 1997-04-04 |
| US6645803B1 (en) | 2003-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0610899A3 (en) | Process for producing a silicon oxide film. | |
| GB2306779B (en) | Method of fabricating semiconductor device | |
| EP0658930A3 (en) | Method for varying the thickness of the surface of a silicon layer for an SOI type substrate. | |
| DE69633150D1 (de) | Siliziumcarbid-Metall-Diffusionsbarriere-Schicht | |
| EP0664560A3 (en) | Process for producing an insulating layer. | |
| KR970001615A (ko) | 실리콘 결정 성장 제어방법 | |
| GB2302956B (en) | Method of fabricating a substrate | |
| SG71006A1 (en) | Fabrication process of soi substrate | |
| EP0834190A4 (en) | METHOD FOR FORMING FLAT DOPING TRANSITIONS | |
| EP0970514A4 (en) | MANUFACTURING METHOD FOR A THIN SILICON FILM | |
| FR2772741B1 (fr) | Procede et installation d'affinage du silicium | |
| EP0687002A3 (en) | Method of manufacturing an SOI semiconductor device | |
| EP0597302A3 (en) | Process for etching a silicon substrate. | |
| GB9601519D0 (en) | Process of fabricating semiconductor device | |
| FR2702088B1 (fr) | Nacelle pour plaquettes de silicium. | |
| EP0605980A3 (en) | Layering process for depositing silicon nitride and silicon oxynitride. | |
| FR2708142B1 (fr) | Procédé de fabrication d'un transistor en technologie silicium sur isolant. | |
| FR2746544B1 (fr) | Substrat de type silicium sur isolant pour la fabrication de transistors et procede de preparation d'un tel substrat | |
| FR2739491B1 (fr) | Procede de modification du dopage d'une couche de silicium | |
| EP0692821A3 (en) | Method of manufacturing a semiconductor layer | |
| FR2774509B1 (fr) | Procede de depot d'une region de silicium monocristallin | |
| FR2620571B1 (fr) | Procede de fabrication d'une structure de silicium sur isolant | |
| GB2298312B (en) | Method of fabricating an optical semiconductor device | |
| EP0733726A3 (en) | Growing silicon single crystal with a uniform distribution of doping in the longitudinal or radial direction | |
| FR2764309B1 (fr) | Procede de creation d'une couche de silicium sur une surface |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |
Effective date: 20070531 |