FR2729528B1 - - Google Patents

Info

Publication number
FR2729528B1
FR2729528B1 FR9500365A FR9500365A FR2729528B1 FR 2729528 B1 FR2729528 B1 FR 2729528B1 FR 9500365 A FR9500365 A FR 9500365A FR 9500365 A FR9500365 A FR 9500365A FR 2729528 B1 FR2729528 B1 FR 2729528B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9500365A
Other languages
French (fr)
Other versions
FR2729528A1 (fr
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to FR9500365A priority Critical patent/FR2729528A1/fr
Priority to CH6896A priority patent/CH690978A5/fr
Publication of FR2729528A1 publication Critical patent/FR2729528A1/fr
Application granted granted Critical
Publication of FR2729528B1 publication Critical patent/FR2729528B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/004—Counters counting in a non-natural counting order, e.g. random counters
    • H03K23/005—Counters counting in a non-natural counting order, e.g. random counters using minimum change code, e.g. Gray Code
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/04—Distributors combined with modulators or demodulators
    • H04J3/047—Distributors with transistors or integrated circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Theoretical Computer Science (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Electronic Switches (AREA)
FR9500365A 1995-01-13 1995-01-13 Circuit de multiplexage Granted FR2729528A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR9500365A FR2729528A1 (fr) 1995-01-13 1995-01-13 Circuit de multiplexage
CH6896A CH690978A5 (fr) 1995-01-13 1996-01-10 Circuit de multiplexage.

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR9500365A FR2729528A1 (fr) 1995-01-13 1995-01-13 Circuit de multiplexage

Publications (2)

Publication Number Publication Date
FR2729528A1 FR2729528A1 (fr) 1996-07-19
FR2729528B1 true FR2729528B1 (tr) 1997-03-07

Family

ID=9475117

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9500365A Granted FR2729528A1 (fr) 1995-01-13 1995-01-13 Circuit de multiplexage

Country Status (2)

Country Link
CH (1) CH690978A5 (tr)
FR (1) FR2729528A1 (tr)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6420988B1 (en) 1998-12-03 2002-07-16 Semiconductor Energy Laboratory Co., Ltd. Digital analog converter and electronic device using the same
TW468269B (en) 1999-01-28 2001-12-11 Semiconductor Energy Lab Serial-to-parallel conversion circuit, and semiconductor display device employing the same
US6529040B1 (en) * 2000-05-05 2003-03-04 Xilinx, Inc. FPGA lookup table with speed read decoder
US6760772B2 (en) 2000-12-15 2004-07-06 Qualcomm, Inc. Generating and implementing a communication protocol and interface for high data rate signal transfer
US8812706B1 (en) 2001-09-06 2014-08-19 Qualcomm Incorporated Method and apparatus for compensating for mismatched delays in signals of a mobile display interface (MDDI) system
CN101938493B (zh) 2003-06-02 2013-10-16 高通股份有限公司 生成并实施一用于更高数据率的讯号协议和接口
CN101194482B (zh) 2003-08-13 2015-11-25 高通股份有限公司 一种使通信系统中的主机与客户机间读写至少一个寄存器的方法与系统
TWI345404B (en) 2003-09-10 2011-07-11 Qualcomm Inc High data rate interface
CN1894931A (zh) 2003-10-15 2007-01-10 高通股份有限公司 高数据速率接口
AU2004307162A1 (en) 2003-10-29 2005-05-12 Qualcomm Incorporated High data rate interface
EP2242231A1 (en) 2003-11-12 2010-10-20 Qualcomm Incorporated High data rate interface with improved link control
WO2005053272A1 (en) 2003-11-25 2005-06-09 Qualcomm Incorporated High data rate interface with improved link synchronization
EP2247068B1 (en) 2003-12-08 2013-09-25 Qualcomm Incorporated High data rate interface with improved link synchronization
BRPI0508582A (pt) 2004-03-10 2007-08-14 Qualcomm Inc equipamento e método de interface de alta taxa de dados
WO2005091593A1 (en) 2004-03-17 2005-09-29 Qualcomm Incorporated High data rate interface apparatus and method
ATE518343T1 (de) 2004-06-04 2011-08-15 Qualcomm Inc Schnittstellenvorrichtung und -verfahren für hohe datenraten
US8650304B2 (en) 2004-06-04 2014-02-11 Qualcomm Incorporated Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system
US8667363B2 (en) 2004-11-24 2014-03-04 Qualcomm Incorporated Systems and methods for implementing cyclic redundancy checks
US8873584B2 (en) 2004-11-24 2014-10-28 Qualcomm Incorporated Digital data interface device
US8539119B2 (en) 2004-11-24 2013-09-17 Qualcomm Incorporated Methods and apparatus for exchanging messages having a digital data interface device message format
US8723705B2 (en) 2004-11-24 2014-05-13 Qualcomm Incorporated Low output skew double data rate serial encoder
US8692838B2 (en) 2004-11-24 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
CN101103326B (zh) * 2004-11-24 2012-02-15 高通股份有限公司 用于在通信链路上同步执行命令的方法
US8699330B2 (en) 2004-11-24 2014-04-15 Qualcomm Incorporated Systems and methods for digital data transmission rate control
US8692839B2 (en) 2005-11-23 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8730069B2 (en) 2005-11-23 2014-05-20 Qualcomm Incorporated Double data rate serial encoder
US8044833B2 (en) 2009-01-16 2011-10-25 Raytheon Company High speed serializer
US8405426B2 (en) * 2010-05-28 2013-03-26 Qualcomm Incorporated Method and apparatus to serialize parallel data input values

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5111455A (en) * 1990-08-24 1992-05-05 Avantek, Inc. Interleaved time-division multiplexor with phase-compensated frequency doublers

Also Published As

Publication number Publication date
FR2729528A1 (fr) 1996-07-19
CH690978A5 (fr) 2001-03-15

Similar Documents

Publication Publication Date Title
DE69638352D1 (tr)
DE69637714D1 (tr)
BR122012014331A2 (tr)
BRPI9612258B1 (tr)
BRPI9612138B1 (tr)
DK143195A (tr)
CH0741373H1 (tr)
DK0727898T3 (tr)
BR7502120U (tr)
BR7501503U (tr)
ECSDI950252S (tr)
DK126096A (tr)
CN3032692S (tr)
CN3034591S (tr)
CN3030543S (tr)
CN3031001S (tr)
CN3031350S (tr)
CN3031655S (tr)
CN3031742S (tr)
CN3031926S (tr)
CN3032332S (tr)
CN3032390S (tr)
CN3032522S (tr)
CN3032568S (tr)
CN3030489S (tr)

Legal Events

Date Code Title Description
ST Notification of lapse