FR2651626A1 - Circuit for causing generation of a reception-acknowledgement signal and of a busy signal in a Centronics-compatible parallel interface - Google Patents

Circuit for causing generation of a reception-acknowledgement signal and of a busy signal in a Centronics-compatible parallel interface Download PDF

Info

Publication number
FR2651626A1
FR2651626A1 FR9010340A FR9010340A FR2651626A1 FR 2651626 A1 FR2651626 A1 FR 2651626A1 FR 9010340 A FR9010340 A FR 9010340A FR 9010340 A FR9010340 A FR 9010340A FR 2651626 A1 FR2651626 A1 FR 2651626A1
Authority
FR
France
Prior art keywords
signal
busy
acknowledgment
centronics
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR9010340A
Other languages
English (en)
French (fr)
Other versions
FR2651626B1 (enExample
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of FR2651626A1 publication Critical patent/FR2651626A1/fr
Application granted granted Critical
Publication of FR2651626B1 publication Critical patent/FR2651626B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/40—Network security protocols
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0004—Parallel ports, e.g. centronics

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
FR9010340A 1989-08-17 1990-08-14 Circuit for causing generation of a reception-acknowledgement signal and of a busy signal in a Centronics-compatible parallel interface Granted FR2651626A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890011724A KR910008415B1 (ko) 1989-08-17 1989-08-17 센트로닉스 호환 병렬 접속시 응답 및 비지신호 발생회로

Publications (2)

Publication Number Publication Date
FR2651626A1 true FR2651626A1 (en) 1991-03-08
FR2651626B1 FR2651626B1 (enExample) 1993-01-08

Family

ID=19289014

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9010340A Granted FR2651626A1 (en) 1989-08-17 1990-08-14 Circuit for causing generation of a reception-acknowledgement signal and of a busy signal in a Centronics-compatible parallel interface

Country Status (2)

Country Link
KR (1) KR910008415B1 (enExample)
FR (1) FR2651626A1 (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0262429A2 (en) * 1986-09-01 1988-04-06 Nec Corporation Data processor having a high speed data transfer function

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0262429A2 (en) * 1986-09-01 1988-04-06 Nec Corporation Data processor having a high speed data transfer function

Also Published As

Publication number Publication date
KR910005172A (ko) 1991-03-30
KR910008415B1 (ko) 1991-10-15
FR2651626B1 (enExample) 1993-01-08

Similar Documents

Publication Publication Date Title
EP2312452B1 (fr) Protocole de communication sur bus unifilaire
FR2820932A1 (fr) Procede et structure de donnees pour la gestion d'une animation d'icones definies dans un message et terminal mobile permettant d'executer ce procede
FR2649574A1 (fr) Reseau de communication entre equipements utilisateurs
EP0881772B1 (fr) Dispositif de division de fréquence à prédiviseur suivi d'un compteur programmable, prédiviseur et synthétiseur de fréquence correspondants
EP0167565A1 (en) CRYPTOGRAPHIC TRANSMISSION SYSTEM.
EP0454246B1 (fr) Dispositif de mise en phase de signaux dans un système à doublement du conduit numérique
EP0302562B1 (fr) Synthétiseur de fréquences présentant un dispositif indicateur d'accord
FR2658969A1 (fr) Systeme constitue en reseau tel qu'un systeme radiotelephonique cellulaire, permettant de mesurer le retard de transmission entre nóoeuds du reseau et de les synchroniser entre eux.
EP0715415A1 (fr) Dispositif de sérialisation de données binaires à haut débit
EP1436713B1 (fr) Dispositif de transmission de donnees asynchrones comprenant des moyens de controle de deviation d'horloge
EP0658838B1 (fr) Dispositif de synthèse de fréquences
FR2751809A1 (fr) Dispositif de selection de frequence muni d'un detecteur de verrouillage
EP0328448B1 (fr) Procédé et dispositif de synchronisation entre des terminaux communiquant par l'intermédiaire d'une chaîne n'assurant pas la transparence temporelle
EP0469996B1 (fr) Procédé et dispositif d'adaptation d'un signal transmis entre deux réseaux numériques
FR2463997A1 (fr) Circuit permettant de deriver un signal de bits a cadence constante, a partir d'un signal numerique
FR2579047A1 (fr) Procede de synchronisation par rattrapage de frequence et dispositif de mise en oeuvre du procede
FR2755552A1 (fr) Dispositif de recopie d'un signal d'horloge d'entree a frequence non continue
EP0016692A1 (fr) Circuit comparateur de fréquences et dispositif d'appel sélectif comportant un tel circuit
WO2003034248A1 (fr) Recepteur asynchrone de type uart a deux modes de fonctionnement
FR2875311A1 (fr) Procede de detection du positionnement relatif de deux signaux et dispositif correspondant
EP0648018A1 (fr) Circuit d'indication de relation de phase entre plusieurs signaux de même fréquence et son application à un circuit d'ajustage des déphasages entre ces signaux
EP0643394B1 (fr) Dispositif de comparaison des rythmes d'écriture et de lecture d'une mémoire-tampon
EP1441289A1 (fr) Allocation de ressources informatiques, électroniques et/ou de communication
EP0378475A1 (fr) Système téléserveur à graphisme amélioré
FR2516729A1 (fr) Procedure de transmission de donnees a haut niveau effectuant la transmission des trames en plusieurs etapes