FR2625342B1 - Dispositif permettant de traiter simultanement les demandes de transfert produites par l'unite centrale de traitement, l'unite de traitement arithmetique et l'unite de traitement d'entree-sortie d'un ordinateur de grande puissance - Google Patents
Dispositif permettant de traiter simultanement les demandes de transfert produites par l'unite centrale de traitement, l'unite de traitement arithmetique et l'unite de traitement d'entree-sortie d'un ordinateur de grande puissanceInfo
- Publication number
- FR2625342B1 FR2625342B1 FR8817113A FR8817113A FR2625342B1 FR 2625342 B1 FR2625342 B1 FR 2625342B1 FR 8817113 A FR8817113 A FR 8817113A FR 8817113 A FR8817113 A FR 8817113A FR 2625342 B1 FR2625342 B1 FR 2625342B1
- Authority
- FR
- France
- Prior art keywords
- processing unit
- large power
- transfer requests
- power computer
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP32520487A JPH01169551A (ja) | 1987-12-24 | 1987-12-24 | 拡張記憶転送制御方式 |
JP32520587A JPH01169552A (ja) | 1987-12-24 | 1987-12-24 | 拡張記憶転送制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2625342A1 FR2625342A1 (fr) | 1989-06-30 |
FR2625342B1 true FR2625342B1 (fr) | 1995-04-21 |
Family
ID=26571761
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR8817113A Expired - Fee Related FR2625342B1 (fr) | 1987-12-24 | 1988-12-23 | Dispositif permettant de traiter simultanement les demandes de transfert produites par l'unite centrale de traitement, l'unite de traitement arithmetique et l'unite de traitement d'entree-sortie d'un ordinateur de grande puissance |
Country Status (2)
Country | Link |
---|---|
US (1) | US5107416A (fr) |
FR (1) | FR2625342B1 (fr) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5878217A (en) * | 1994-11-21 | 1999-03-02 | Cirrus Logic, Inc. | Network controller for switching into DMA mode based on anticipated memory overflow and out of DMA mode when the host processor is available |
JP2731761B2 (ja) * | 1995-08-29 | 1998-03-25 | 甲府日本電気株式会社 | ネットワーク制御装置 |
US5761727A (en) * | 1996-04-02 | 1998-06-02 | United Microelectronics Corporation | Control apparatus for a memory architecture using dedicated and shared memory segments |
US6376135B2 (en) | 1999-05-11 | 2002-04-23 | The Standard Register Company | Image bonding treatment for retroreflective surfaces |
US6408345B1 (en) * | 1999-07-15 | 2002-06-18 | Texas Instruments Incorporated | Superscalar memory transfer controller in multilevel memory organization |
US20030211299A1 (en) * | 2001-09-27 | 2003-11-13 | 3M Innovative Properties Company | Adhesion-enhancing surfaces for marking materials |
JP2005346513A (ja) * | 2004-06-04 | 2005-12-15 | Renesas Technology Corp | 半導体装置 |
KR100626391B1 (ko) * | 2005-04-01 | 2006-09-20 | 삼성전자주식회사 | 원낸드 플래시 메모리 및 그것을 포함한 데이터 처리시스템 |
CN103365235A (zh) * | 2012-04-05 | 2013-10-23 | 优配尼斯有限公司 | 电动机控制分析器 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3510844A (en) * | 1966-07-27 | 1970-05-05 | Gen Electric | Interprocessing multicomputer systems |
US3510845A (en) * | 1966-09-06 | 1970-05-05 | Gen Electric | Data processing system including program transfer means |
US3514758A (en) * | 1967-03-27 | 1970-05-26 | Burroughs Corp | Digital computer system having multi-line control unit |
US3525080A (en) * | 1968-02-27 | 1970-08-18 | Massachusetts Inst Technology | Data storage control apparatus for a multiprogrammed data processing system |
US4124889A (en) * | 1975-12-24 | 1978-11-07 | Computer Automation, Inc. | Distributed input/output controller system |
US4484263A (en) * | 1981-09-25 | 1984-11-20 | Data General Corporation | Communications controller |
JPS59100964A (ja) * | 1982-12-01 | 1984-06-11 | Hitachi Ltd | ディスク制御システム及びその並列データ転送方法 |
-
1988
- 1988-12-23 FR FR8817113A patent/FR2625342B1/fr not_active Expired - Fee Related
- 1988-12-27 US US07/290,623 patent/US5107416A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
FR2625342A1 (fr) | 1989-06-30 |
US5107416A (en) | 1992-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69021837D1 (de) | Dreidimensionales Rechnereingabegerät. | |
DE69032862D1 (de) | Intelligenter Ein-/Ausgabeprozessor und Datenverarbeitungssystem | |
DE2961862D1 (en) | Input/output data controller in a data processing system | |
FR2618041B1 (fr) | Dispositif pour le traitement des semences | |
DE3886980D1 (de) | Vorrichtung mit Durchflusszelle. | |
DE3854321D1 (de) | Populationszählung in Rechnersystemen. | |
NO882140D0 (no) | Databehandlingsanlegg. | |
DE69231497D1 (de) | Massivparalleles rechnersystem mit eingangs-ausgangsanordnung | |
EP0287301A3 (en) | Input/output system for multiprocessors input/output system for multiprocessors | |
DE68914328D1 (de) | Überführungsvorrichtung. | |
NO904733L (no) | Overfoerings- og doseringsanordning. | |
FR2625342B1 (fr) | Dispositif permettant de traiter simultanement les demandes de transfert produites par l'unite centrale de traitement, l'unite de traitement arithmetique et l'unite de traitement d'entree-sortie d'un ordinateur de grande puissance | |
DE3868508D1 (de) | Uebergabevorrichtung. | |
BE887064A (fr) | Procede et dispositif d'ouverture d'objetsformes de plusieurs feuilles et unite de traitement utilisant le dispositif | |
FR2612660B1 (fr) | Dispositif de calcul binaire | |
FR2636202B1 (fr) | Dispositif pour le traitement de semences | |
ES510474A0 (es) | "perfeccionamientos en aparatos mullidores de mazos". | |
JPS57141756A (en) | Program processor | |
FR2592607B1 (fr) | Dispositif manipulateur multiplicateur d'efforts tridimensionnel. | |
JPS54158133A (en) | Computer input*output device | |
FR2631009B1 (fr) | Dispositif de transfert | |
FR2650451B1 (fr) | Circuit d'entree, du type tout ou rien, d'un dispositif d'automatisme | |
JPS6428735A (en) | Interruption control system | |
JPS53139941A (en) | Connection system for input and output control unit | |
JPS54106146A (en) | Central processing unit switching system without stop for multiple computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |