FR2457615A1 - Recovery of time base for teletext system - uses PLL at output of bistable circuit, with counter to reset bistable after time period - Google Patents
Recovery of time base for teletext system - uses PLL at output of bistable circuit, with counter to reset bistable after time periodInfo
- Publication number
- FR2457615A1 FR2457615A1 FR7912909A FR7912909A FR2457615A1 FR 2457615 A1 FR2457615 A1 FR 2457615A1 FR 7912909 A FR7912909 A FR 7912909A FR 7912909 A FR7912909 A FR 7912909A FR 2457615 A1 FR2457615 A1 FR 2457615A1
- Authority
- FR
- France
- Prior art keywords
- bistable
- output
- time period
- comparator
- reset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/06—Generation of synchronising signals
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Systems (AREA)
Abstract
The time base is recovered from a composite video synchronisation signal to produce line synchronisation pulses for use in a teletext system. The output of the composite sync. circuit drives a phase locked loop to avoid disturbance to the image quality. A D-type bistable (1) receives the composite video sync. signal (V) at its clock input. The Q-output is applied to a phase locked loop (2) and to an integrator (3) which produces a sawtooth waveform which is compared with a threshold signal (5) by a comparator (7). The comparator output presets the bistable after a time period. The Q-bar output is connected to a similar integrator (10) and comparator (14) to reset the bistable after a time period. The time periods produced by the comparators provide a window for the line synchronisation signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7912909A FR2457615A1 (en) | 1979-05-21 | 1979-05-21 | Recovery of time base for teletext system - uses PLL at output of bistable circuit, with counter to reset bistable after time period |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7912909A FR2457615A1 (en) | 1979-05-21 | 1979-05-21 | Recovery of time base for teletext system - uses PLL at output of bistable circuit, with counter to reset bistable after time period |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2457615A1 true FR2457615A1 (en) | 1980-12-19 |
FR2457615B1 FR2457615B1 (en) | 1984-11-16 |
Family
ID=9225697
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7912909A Granted FR2457615A1 (en) | 1979-05-21 | 1979-05-21 | Recovery of time base for teletext system - uses PLL at output of bistable circuit, with counter to reset bistable after time period |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2457615A1 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2737749A1 (en) * | 1977-08-22 | 1979-03-01 | Siemens Ag | Interference pulse suppression circuit - detects pulses and replacement synchronisation pulses are applied to amplitude filter |
-
1979
- 1979-05-21 FR FR7912909A patent/FR2457615A1/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2737749A1 (en) * | 1977-08-22 | 1979-03-01 | Siemens Ag | Interference pulse suppression circuit - detects pulses and replacement synchronisation pulses are applied to amplitude filter |
Also Published As
Publication number | Publication date |
---|---|
FR2457615B1 (en) | 1984-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG44557A1 (en) | Clock signal generation system | |
EP0373750A3 (en) | Phase-offset signal generator | |
GB1521280A (en) | Recording of video camera signals on magnetic tape | |
GB1474635A (en) | Digital synchronization system | |
ES431141A1 (en) | Digital synchronizing system | |
MY105383A (en) | Display locked timing signals for video processing. | |
HK1004051A1 (en) | Line deflection system | |
FR2457615A1 (en) | Recovery of time base for teletext system - uses PLL at output of bistable circuit, with counter to reset bistable after time period | |
SE7908091L (en) | Horizontal deflection synchronization circuit with two phase control circuits | |
GB1321750A (en) | Videophone system | |
US3466387A (en) | Sound demodulator for television receiver | |
JPS5461828A (en) | Generating circuit for gate pulse of index type color receiver | |
DE3568928D1 (en) | Circuit for decoding the vertical synchronisation pulse in a composite video signal | |
US3944883A (en) | Retrace pulse generator having improved noise immunity | |
JPS6444194A (en) | Sampling clock generator for video signal | |
JPS5531386A (en) | Time reference signal generator | |
Ratliff | The generation of video synchronising pulses and test waveforms by digital synthesis: Timing errors caused by quantising distortion | |
JPS5446421A (en) | Subcarrier signal generating circuit | |
NL1002594C1 (en) | Clock frequency circuit for television receiver | |
GB1412913A (en) | Television picture signal xource synchronizing arrangement | |
JPS6451712A (en) | Clock synchronizing circuit | |
JPS5698979A (en) | Still picture broadcast receiver | |
JPS5389318A (en) | Index type color television receiver | |
FR2285762A1 (en) | FM digital transmission system - uses phase inversion to provide synchronisation without separate channel | |
JPS5491135A (en) | Vertical periodic signal sampling pulse generator circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |