FR2442478A1 - Installation de traitement de donnees permettant de controler des trains de donnees multiples - Google Patents

Installation de traitement de donnees permettant de controler des trains de donnees multiples

Info

Publication number
FR2442478A1
FR2442478A1 FR7928972A FR7928972A FR2442478A1 FR 2442478 A1 FR2442478 A1 FR 2442478A1 FR 7928972 A FR7928972 A FR 7928972A FR 7928972 A FR7928972 A FR 7928972A FR 2442478 A1 FR2442478 A1 FR 2442478A1
Authority
FR
France
Prior art keywords
data
data processing
processing elements
trains
installation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7928972A
Other languages
English (en)
Other versions
FR2442478B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Services Ltd
Original Assignee
Fujitsu Services Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Services Ltd filed Critical Fujitsu Services Ltd
Publication of FR2442478A1 publication Critical patent/FR2442478A1/fr
Application granted granted Critical
Publication of FR2442478B1 publication Critical patent/FR2442478B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Computing Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Correction Of Errors (AREA)
  • Hardware Redundancy (AREA)

Abstract

L'invention concerne une installation de traitement de données permettant le contrôle de trains de données multiples. L'installation comprend plusieurs éléments PE de traitement de données et plusieurs éléments PPE de traitement de partié. Les éléments de traitement de parité présentent sensiblement la même structure que les éléments de traitement de données et effectuent sur les bits de parité sensiblement les mêmes opérations que les éléments de traitement de données sur les données. Comme il peut apparaître des bits de parité non valables, notamment en ce qui concerne le résultat de report d'une opération d'addition, il est prévu un circuit logique de validité de parité. L'invention permet d'effectuer le contrôle des données d'une installation de traitement de trains de données multiples ne recevant qu'un seul train de signaux de commande.
FR7928972A 1978-11-23 1979-11-23 Installation de traitement de donnees permettant de controler des trains de donnees multiples Granted FR2442478A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB7845858 1978-11-23

Publications (2)

Publication Number Publication Date
FR2442478A1 true FR2442478A1 (fr) 1980-06-20
FR2442478B1 FR2442478B1 (fr) 1983-05-20

Family

ID=10501283

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7928972A Granted FR2442478A1 (fr) 1978-11-23 1979-11-23 Installation de traitement de donnees permettant de controler des trains de donnees multiples

Country Status (3)

Country Link
US (1) US4304002A (fr)
DE (1) DE2946119C2 (fr)
FR (1) FR2442478A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0399761A2 (fr) * 1989-05-22 1990-11-28 Tandem Computers Incorporated Appareil et méthode pour la substitution de parité

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ZA811458B (en) * 1980-03-28 1982-03-31 Int Computers Ltd Data processing system
US4433388A (en) * 1980-10-06 1984-02-21 Ncr Corporation Longitudinal parity
US4414669A (en) * 1981-07-23 1983-11-08 General Electric Company Self-testing pipeline processors
US4464747A (en) * 1982-02-18 1984-08-07 The Singer Company High reliability memory
US4608693A (en) * 1984-05-07 1986-08-26 At&T Bell Laboratories Fault detection arrangement for a digital conferencing system
EP0190813B1 (fr) * 1985-01-29 1991-09-18 The Secretary of State for Defence in Her Britannic Majesty's Government of the United Kingdom of Great Britain and Cellule de traitement pour réseaux tolérant les fautes
US4740894A (en) * 1985-09-27 1988-04-26 Schlumberger Systems And Services, Inc. Computing processor with memoryless function units each connected to different part of a multiported memory
US4852048A (en) * 1985-12-12 1989-07-25 Itt Corporation Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number of bits manifest a first bus portion and a second number of bits manifest a second bus portion
US4985832A (en) * 1986-09-18 1991-01-15 Digital Equipment Corporation SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors
JPS63192153A (ja) * 1987-02-05 1988-08-09 Agency Of Ind Science & Technol 並列デ−タ処理装置
EP0360527B1 (fr) * 1988-09-19 1995-01-04 Fujitsu Limited Système à calculateur parallèle utilisant une méthode SIMD
US5689719A (en) * 1991-06-28 1997-11-18 Sanyo Electric O., Ltd. Parallel computer system including processing elements
DE10084213B4 (de) * 1999-12-29 2006-03-23 Systemonic Ag Anordnung und Verfahren zur Steuerung des Datenflusses

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3925647A (en) * 1974-09-30 1975-12-09 Honeywell Inf Systems Parity predicting and checking logic for carry look-ahead binary adder
GB1445714A (en) * 1973-04-13 1976-08-11 Int Computers Ltd Array processors

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3342983A (en) * 1963-06-25 1967-09-19 Ibm Parity checking and parity generating means for binary adders

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1445714A (en) * 1973-04-13 1976-08-11 Int Computers Ltd Array processors
US3925647A (en) * 1974-09-30 1975-12-09 Honeywell Inf Systems Parity predicting and checking logic for carry look-ahead binary adder

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0399761A2 (fr) * 1989-05-22 1990-11-28 Tandem Computers Incorporated Appareil et méthode pour la substitution de parité
EP0399761A3 (fr) * 1989-05-22 1991-11-21 Tandem Computers Incorporated Appareil et méthode pour la substitution de parité

Also Published As

Publication number Publication date
FR2442478B1 (fr) 1983-05-20
DE2946119C2 (de) 1982-08-12
US4304002A (en) 1981-12-01
DE2946119A1 (de) 1980-06-04

Similar Documents

Publication Publication Date Title
FR2442478A1 (fr) Installation de traitement de donnees permettant de controler des trains de donnees multiples
DE69013334D1 (de) Geräuschreduzierungsverfahren für bohrgestängesignale.
FR2546698B1 (fr) Dispositif de traitement de signaux numeriques ayant un tremblotement numerique
SE8505925D0 (sv) Utjemnare med forbettrade prestanda
NZ509915A (en) Method and system for processing seismic signals including a single type of wavefield extraction
JPS52110529A (en) Noise erasing circuit
JPS57179657A (en) Inspecting device for acoustic emission
DE3882114D1 (de) Verfahren zur uebertragung eines digitalsignals.
ES475025A1 (es) Un circuito para suprimir ruido con configuracion de impul- sos en una senal de audio provocada por aranazos en un disco de gramofono.
JPS5725753A (en) Converting system of transmitting speed
JPS5723867A (en) Retrieval system of cable line number
ATE112403T1 (de) Verfahren zur aufnahme von zeitparametern in der synthesis von logischen schaltungsentwürfen.
JPS52118593A (en) Data collector of transmission line
JPS57124968A (en) Signal processing circuit
JPS54612A (en) Testing system of magnetic recording medium
JPS54154204A (en) Identifying system for circuit state change
JPS5449003A (en) Supervisory system for system margin
JPS5583858A (en) Test method of flat cable
JPS54142927A (en) Transmitter of telautogram information
JPS5720873A (en) Diagnosing method of optical reader
EP0283724A3 (fr) Méthode pour réduire efficacement le nombre de connexions dans un circuit
JPS5780867A (en) Facsimile device
JPS5297628A (en) Card processing unit with clock signal decision unit
Notoya Restriction of Dezincification Corrosion of Brass By Organic Inhibitor
JPS57193868A (en) Recognizing system for mark discriminating circuit of optical mark reader

Legal Events

Date Code Title Description
TP Transmission of property
ST Notification of lapse