FR2437629A1 - Testeur de bus multiplexes de communications numeriques - Google Patents
Testeur de bus multiplexes de communications numeriquesInfo
- Publication number
- FR2437629A1 FR2437629A1 FR7917840A FR7917840A FR2437629A1 FR 2437629 A1 FR2437629 A1 FR 2437629A1 FR 7917840 A FR7917840 A FR 7917840A FR 7917840 A FR7917840 A FR 7917840A FR 2437629 A1 FR2437629 A1 FR 2437629A1
- Authority
- FR
- France
- Prior art keywords
- combinations
- logic
- timing
- digital communications
- receive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Tests Of Electronic Circuits (AREA)
- Dc Digital Transmission (AREA)
- Small-Scale Networks (AREA)
Abstract
TESTEUR DESTINE A TESTER UN BUS MULTIPLEXE DE COMMUNICATIONS NUMERIQUES COMPRENANT DES COMMUTATEURS DE SELECTION DE BITS POUR PROCURER DES COMBINAISONS DE MOTS NUMERIQUES; DES REGISTRES A DECALAGE DESTINES A RECEVOIR CES COMBINAISONS; UNE LOGIQUE DE SELECTION DE MOTS DESTINES A RENDRE LES REGISTRES OPERANTS POUR RECEVOIR LES COMBINAISONS; UNE LOGIQUE DE CADENCEMENT DELIVRANT DES SIGNAUX DE CADENCEMENT, LA LOGIQUE DE SELECTION DE MOTS ETANT SENSIBLE A DES SIGNAUX DE CADENCEMENT PARTICULIERS POUR ACHEMINER PAR DECALAGE LES COMBINAISONS SELECTIONNEES DEPUIS LES REGISTRES VERS LA LOGIQUE DE CADENCEMENT, LAQUELLE SYNCHRONISE LES COMBINAISONS SELECTIONNEES ET DECALEES; ET DES VOIES DE SORTIE CONNECTEES A LA LOGIQUE DE CADENCEMENT PAR UNE LOGIQUE DE CONTROLE POUR RECEVOIR LES COMBINAISONS SYNCHRONISEES, LA LOGIQUE DE CONTROLE ETANT SENSIBLE A D'AUTRES SIGNAUX DE CADENCEMENT POUR SELECTIONNER AU MOINS UNE VOIE DE SORTIE AFIN DE PROCURER DES SIGNAUX DE SORTIE DESTINES A TESTER LE BUS MULTIPLEXE DE COMMUNICATIONS NUMERIQUES.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/946,286 US4180865A (en) | 1978-09-27 | 1978-09-27 | Portable multiplex bus exerciser |
Publications (1)
Publication Number | Publication Date |
---|---|
FR2437629A1 true FR2437629A1 (fr) | 1980-04-25 |
Family
ID=25484259
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7917840A Withdrawn FR2437629A1 (fr) | 1978-09-27 | 1979-07-10 | Testeur de bus multiplexes de communications numeriques |
Country Status (6)
Country | Link |
---|---|
US (1) | US4180865A (fr) |
JP (1) | JPS5545293A (fr) |
CA (1) | CA1117670A (fr) |
DE (1) | DE2932926A1 (fr) |
FR (1) | FR2437629A1 (fr) |
GB (1) | GB2030710B (fr) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5810288A (ja) * | 1981-02-10 | 1983-01-20 | オムロン株式会社 | 現金カセツト |
JPS61249635A (ja) * | 1985-04-26 | 1986-11-06 | Enami Seiki:Kk | 板状部材の接合方法 |
JPS62270232A (ja) * | 1986-05-19 | 1987-11-24 | Yokogawa Hewlett Packard Ltd | 金属板のかしめ継ぎ構造の作製方法 |
US5405538A (en) * | 1994-01-07 | 1995-04-11 | Clearline Systems, Inc. | Immiscible liquids separator |
TW508490B (en) * | 1999-08-27 | 2002-11-01 | Via Tech Inc | PCI debugging device and method and chipset and system using the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3638007A (en) * | 1969-08-05 | 1972-01-25 | Herbert B Brooks | Digital control simulator |
-
1978
- 1978-09-27 US US05/946,286 patent/US4180865A/en not_active Expired - Lifetime
-
1979
- 1979-04-03 CA CA000324763A patent/CA1117670A/fr not_active Expired
- 1979-07-10 FR FR7917840A patent/FR2437629A1/fr not_active Withdrawn
- 1979-07-11 GB GB7924216A patent/GB2030710B/en not_active Expired
- 1979-08-14 DE DE19792932926 patent/DE2932926A1/de not_active Withdrawn
- 1979-09-07 JP JP11432279A patent/JPS5545293A/ja active Pending
Non-Patent Citations (1)
Title |
---|
EXBK/75 * |
Also Published As
Publication number | Publication date |
---|---|
GB2030710B (en) | 1982-10-27 |
DE2932926A1 (de) | 1980-04-17 |
CA1117670A (fr) | 1982-02-02 |
US4180865A (en) | 1979-12-25 |
GB2030710A (en) | 1980-04-10 |
JPS5545293A (en) | 1980-03-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1378811A (en) | Synchronous programmable mixed format time division multiplexer | |
ES391155A1 (es) | Sistema de sincronizacion de cuadros. | |
FR2437629A1 (fr) | Testeur de bus multiplexes de communications numeriques | |
JPS5639694A (en) | Method and device for synchrnonizing timing in transmission of digital information signal | |
GB1288233A (fr) | ||
GB1494339A (en) | Digital multiplexing system | |
ES440696A1 (es) | Un subsistema para agregar a un sistema mic (modulacion por impulsos codificados) existente, que proporciona canales de datos adicionales y aumenta el numero de canales de senali- zacion. | |
GB1498446A (en) | Time division multiplex digital transmission system | |
EP0322308A3 (fr) | Système de commande de ligne à retard pour appareillage automatique de test | |
GB1485876A (en) | Time division multiplex transmission system | |
US5305322A (en) | Phase alignment circuit for stuffed-synchronized TDM transmission system with cross-connect function | |
GB1289051A (fr) | ||
GB1488824A (en) | Intermediate station for time division multiplex systems | |
US4063040A (en) | High speed multiplexer and demultiplexer for pulse code channels | |
GB1452581A (en) | Multiplexer/demultiplexer apparatus | |
KR840006581A (ko) | 시분할 음성 담화장치 및 데이타 스위치 | |
DE3574428D1 (en) | Device and method for making and optionally compensating a temporary relation between digital signal sequences | |
GB1246879A (en) | Improvements in or relating to digital signal multiplexing systems | |
JPS5758214A (en) | Forming circuit of data sampling clock | |
FR2304146A1 (fr) | Dispositif de transfert d'un groupe de bits d'un premier train vers un second train homochrone | |
JPS5730489A (en) | Time-division memory system | |
GB1467823A (en) | Time division switching networks | |
JPS57142064A (en) | Network test system | |
JPS6429090A (en) | Time division multiplex switch circuit network | |
GB1016897A (en) | Time-division synchronous system for a plurality of individual synchronous telegraph circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |