FR2418496A1 - EMULATION AND TEST ADAPTER FOR DEVELOPING AND TESTING A USER PROGRAM INTENDED FOR COMPUTER CONTROL OF THE PERFORMANCE OF THE FUNCTION OF A DEVICE - Google Patents
EMULATION AND TEST ADAPTER FOR DEVELOPING AND TESTING A USER PROGRAM INTENDED FOR COMPUTER CONTROL OF THE PERFORMANCE OF THE FUNCTION OF A DEVICEInfo
- Publication number
- FR2418496A1 FR2418496A1 FR7904385A FR7904385A FR2418496A1 FR 2418496 A1 FR2418496 A1 FR 2418496A1 FR 7904385 A FR7904385 A FR 7904385A FR 7904385 A FR7904385 A FR 7904385A FR 2418496 A1 FR2418496 A1 FR 2418496A1
- Authority
- FR
- France
- Prior art keywords
- memory
- user program
- emulation
- developing
- testing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Debugging And Monitoring (AREA)
Abstract
Adaptateur d'émulation et de test pour développer et tester un programme utilisateur prévu pour une commande par calculateur de l'exécution de la fonction d'un appareil. Dans ce dispositif, qui comporte une memoire 2 du programme utilisateur, et une mémoire ROM 3' du programme de test, reliée à un microprocesseur, et deux étages de commutation 23 à 26 et 23, 27 à 30, la mémoire du programme de test et une mémoire fixe intégrée de préférence avec le microprocesseur sur une plaquette et l'ensemble de commutation pour commuter le microprocesseur de la mémoire 2 à la mémoire 3' est prévu dans ledit microprocesseur. Application notamment aux systèmes de commande automatisés d'appareils industriels.Emulation and test adapter for developing and testing a user program intended for computer control of the execution of the function of a device. In this device, which comprises a memory 2 of the user program, and a ROM memory 3 'of the test program, connected to a microprocessor, and two switching stages 23 to 26 and 23, 27 to 30, the memory of the test program and a fixed memory integrated preferably with the microprocessor on a wafer and the switching assembly for switching the microprocessor from memory 2 to memory 3 'is provided in said microprocessor. Application in particular to automated control systems for industrial apparatus.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782808580 DE2808580C2 (en) | 1978-02-28 | 1978-02-28 | Microcomputer with a microprocessor integrated on a chip and a read-only memory |
Publications (1)
Publication Number | Publication Date |
---|---|
FR2418496A1 true FR2418496A1 (en) | 1979-09-21 |
Family
ID=6033156
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7904385A Pending FR2418496A1 (en) | 1978-02-28 | 1979-02-21 | EMULATION AND TEST ADAPTER FOR DEVELOPING AND TESTING A USER PROGRAM INTENDED FOR COMPUTER CONTROL OF THE PERFORMANCE OF THE FUNCTION OF A DEVICE |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS54124648A (en) |
DE (1) | DE2808580C2 (en) |
FR (1) | FR2418496A1 (en) |
GB (1) | GB2015214B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0210277A1 (en) * | 1985-01-22 | 1987-02-04 | Sony Corporation | Universal package |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4400798A (en) * | 1981-07-13 | 1983-08-23 | Tektronix, Inc. | Memory patching system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2195373A5 (en) * | 1972-08-04 | 1974-03-01 | Siemens Ag | |
US3987420A (en) * | 1973-12-28 | 1976-10-19 | Ing. C. Olivetti & C., S.P.A. | Electronic computer with equipment for debugging operative programs |
-
1978
- 1978-02-28 DE DE19782808580 patent/DE2808580C2/en not_active Expired
-
1979
- 1979-02-21 JP JP1960679A patent/JPS54124648A/en active Pending
- 1979-02-21 FR FR7904385A patent/FR2418496A1/en active Pending
- 1979-02-27 GB GB7906949A patent/GB2015214B/en not_active Expired
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2195373A5 (en) * | 1972-08-04 | 1974-03-01 | Siemens Ag | |
US3987420A (en) * | 1973-12-28 | 1976-10-19 | Ing. C. Olivetti & C., S.P.A. | Electronic computer with equipment for debugging operative programs |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0210277A1 (en) * | 1985-01-22 | 1987-02-04 | Sony Corporation | Universal package |
EP0210277A4 (en) * | 1985-01-22 | 1989-01-19 | Sony Corp | Universal package. |
US5021996A (en) * | 1985-01-22 | 1991-06-04 | Sony Corporation | Device for use in developing and testing a one-chip microcomputer |
Also Published As
Publication number | Publication date |
---|---|
JPS54124648A (en) | 1979-09-27 |
DE2808580A1 (en) | 1979-08-30 |
DE2808580C2 (en) | 1982-11-25 |
GB2015214A (en) | 1979-09-05 |
GB2015214B (en) | 1982-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1999031617A3 (en) | Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem | |
ES2122455T3 (en) | IMPROVED COMPUTER SYSTEM. | |
FR2418496A1 (en) | EMULATION AND TEST ADAPTER FOR DEVELOPING AND TESTING A USER PROGRAM INTENDED FOR COMPUTER CONTROL OF THE PERFORMANCE OF THE FUNCTION OF A DEVICE | |
Staelin et al. | mhz: Anatomy of a micro-benchmark | |
FR2357956A1 (en) | INFORMATION SELECTION SYSTEM | |
JP3133730B2 (en) | Interruption method and circuit | |
OBRIEN | Nonparametric statistics test software package[M. S. Thesis] | |
Yomtoubian | Survey of I/O benchmarks | |
PITTS | DJANAL user's manual[Final Report] | |
ZELASCO | The design and development of a hybrid monitor/debugger system for the microprogrammable minicomputer emulator, MIME[M. S. Thesis] | |
DAVISON | The Skynet 2 events prediction program EVENTS 2(conjection and eclipse times) | |
Hille et al. | System for visible execution of Pascal programs. | |
FORMAN et al. | Optimal time intervals for testing hypothesis on computer software errors(stochastic aspects of software reliability checkout performance tests) | |
BERTRAND | Top-down design of VLSI microprocessors(CONCEPTION DESCENDANTE APPLIQUEE AUX MICROPROCESSEURS VLSI)(Ph. D. Thesis) | |
Chu | Developing Higher Level Views of Execution Paths | |
MARANHAO | A simulator for the EAI-640 digital computing system[M. S. Thesis] | |
GRODSKY | Performance measurement within the HIS Series 6000(Analysis of performance of Honeywell Information System 6000 series computer) | |
ELIA et al. | Implementation of a stand alone FORTRAN version of the TOPSIM simulation package(communication systems analysis) | |
GANNON | J 73 AVS: A JOVIAL J 73 automated verification system | |
EDDINS | A study of the conceptual symbolics of information system development languages(Ph. D. Thesis) | |
FR2431702A3 (en) | RINSING DEVICE FOR ANALYSIS APPARATUS | |
HANDLE | Breakpoint programs for the KIM-1 | |
JPH05313918A (en) | Analysis data collecting system in ending abnormality of application software | |
CHANDY | Program composition(Final Report, 1 Nov. 1990- 31 Oct. 1993) | |
FR2394062A1 (en) | BILAME INDICATOR DEVICE |