FR2385147A1 - Dispositif de translation d'adresses dans les systemes de traitement de donnees - Google Patents

Dispositif de translation d'adresses dans les systemes de traitement de donnees

Info

Publication number
FR2385147A1
FR2385147A1 FR7804190A FR7804190A FR2385147A1 FR 2385147 A1 FR2385147 A1 FR 2385147A1 FR 7804190 A FR7804190 A FR 7804190A FR 7804190 A FR7804190 A FR 7804190A FR 2385147 A1 FR2385147 A1 FR 2385147A1
Authority
FR
France
Prior art keywords
address
common
portions
address space
srr
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7804190A
Other languages
English (en)
Other versions
FR2385147B1 (fr
Inventor
Patrick M Gannon
Andrew R Heller
Ronald M Smith
Richard L Site
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/781,022 external-priority patent/US4136385A/en
Priority claimed from US05/790,731 external-priority patent/US4096573A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2385147A1 publication Critical patent/FR2385147A1/fr
Application granted granted Critical
Publication of FR2385147B1 publication Critical patent/FR2385147B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Dispositif pouvant utiliser des pages partageables entre différents espaces d'adresses identifies par des tables de segments définies en 50. Une des entrées STE.f d'une table de segments ou une des entrées STE.g d'une table de pages contient un bit C indiquant que le segment ou la page est partageable. La mémoire associative de translation DLAT 6 contient des adresses réelles de pages correspondant à des adresses virtuelles translatées et une information indiquant celles de ces pages qui sont partageables. L'invention améliore les performances des dispositifs de translation d'adresses dans les systèmes de traitement de données.
FR7804190A 1977-03-24 1978-02-08 Dispositif de translation d'adresses dans les systemes de traitement de donnees Granted FR2385147A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/781,022 US4136385A (en) 1977-03-24 1977-03-24 Synonym control means for multiple virtual storage systems
US05/790,731 US4096573A (en) 1977-04-25 1977-04-25 DLAT Synonym control means for common portions of all address spaces

Publications (2)

Publication Number Publication Date
FR2385147A1 true FR2385147A1 (fr) 1978-10-20
FR2385147B1 FR2385147B1 (fr) 1980-08-29

Family

ID=27119790

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7804190A Granted FR2385147A1 (fr) 1977-03-24 1978-02-08 Dispositif de translation d'adresses dans les systemes de traitement de donnees

Country Status (1)

Country Link
FR (1) FR2385147A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0036085A2 (fr) * 1980-03-19 1981-09-23 International Business Machines Corporation Moyen de commande d'adressage dans un système de traitement de données

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3902164A (en) * 1972-07-21 1975-08-26 Ibm Method and means for reducing the amount of address translation in a virtual memory data processing system
USB452138I5 (fr) * 1973-03-19 1976-03-23

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3902164A (en) * 1972-07-21 1975-08-26 Ibm Method and means for reducing the amount of address translation in a virtual memory data processing system
USB452138I5 (fr) * 1973-03-19 1976-03-23

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
EXBK/75 *
NO002821/69 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0036085A2 (fr) * 1980-03-19 1981-09-23 International Business Machines Corporation Moyen de commande d'adressage dans un système de traitement de données
EP0036085A3 (en) * 1980-03-19 1983-09-14 International Business Machines Corporation Address control means in a data processing system

Also Published As

Publication number Publication date
FR2385147B1 (fr) 1980-08-29

Similar Documents

Publication Publication Date Title
ES459518A1 (es) Mejoras en sistemas de tratamiento de espacios de direccion virtual plural para sistemas de tratamiento de datos.
ES458325A1 (es) Un sistema de traduccion de acceso controlado por claves pa-ra la memoria principal de un sistema de tratamiento de da- tos.
KR920013132A (ko) 우선변환 참조 버퍼
SE7706913L (sv) Databehandlingsanordning
DE69817192D1 (de) Mehrprozessorrechnersystem mit verwendung eines gruppenschutzmechanismus
CA2022656A1 (fr) Repertoire de pages actives de traduction pour memoire d'ordinateur
CA2005463A1 (fr) Mecanisme de traduction d'adresses pour des pages de dimensions differentes
ES8405177A1 (es) Sistema de control de traduccion de direcciones en un sistema de proceso de datos.
GB1387043A (en) Data processing system
DE69408922D1 (de) Adressumsetzungscache-Speicher zur Umwandlung von virtuellen Adressen in physikalische Adressen, der mehrere Seitengrössen unterstützt
JPH0137773B2 (fr)
AR246634A1 (es) Una disposicion de paginacion de memoria en un microcomputador.
CA2021878A1 (fr) Systeme de commande d'acces a des espaces d'adresse en memoire virtuelle
FR2385147A1 (fr) Dispositif de translation d'adresses dans les systemes de traitement de donnees
JPS5549750A (en) Control and memory unit for data processing system
JPS5466727A (en) Access control system for buffer memory
JPS5698766A (en) Virtual memory control system
CA2009717A1 (fr) Systeme de multitraitement a repertoire de pages actives unique reduisant le temps systeme de traitement
JPS559228A (en) Memory request control system
JPS5644178A (en) Buffer memory control system
JPS56134382A (en) Memory control system of computer on virtual memory control system
EP0377971A3 (fr) Antémémorisation de bus d'entrée/sortie
JPS5436137A (en) Address conversion unit
JPS5786180A (en) Memory device having address converting mechanism
JPS5658200A (en) Information processor

Legal Events

Date Code Title Description
ST Notification of lapse