CA2021878A1 - Systeme de commande d'acces a des espaces d'adresse en memoire virtuelle - Google Patents

Systeme de commande d'acces a des espaces d'adresse en memoire virtuelle

Info

Publication number
CA2021878A1
CA2021878A1 CA2021878A CA2021878A CA2021878A1 CA 2021878 A1 CA2021878 A1 CA 2021878A1 CA 2021878 A CA2021878 A CA 2021878A CA 2021878 A CA2021878 A CA 2021878A CA 2021878 A1 CA2021878 A1 CA 2021878A1
Authority
CA
Canada
Prior art keywords
access register
control system
virtual storage
address space
storage address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2021878A
Other languages
English (en)
Other versions
CA2021878C (fr
Inventor
Aiichiro Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of CA2021878A1 publication Critical patent/CA2021878A1/fr
Application granted granted Critical
Publication of CA2021878C publication Critical patent/CA2021878C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CA002021878A 1989-07-25 1990-07-24 Systeme de commande d'acces a des espaces d'adresse en memoire virtuelle Expired - Fee Related CA2021878C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP01-192267 1989-07-25
JP1192267A JP2768503B2 (ja) 1989-07-25 1989-07-25 仮想記憶アドレス空間アクセス制御方式

Publications (2)

Publication Number Publication Date
CA2021878A1 true CA2021878A1 (fr) 1991-01-26
CA2021878C CA2021878C (fr) 1996-06-25

Family

ID=16288438

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002021878A Expired - Fee Related CA2021878C (fr) 1989-07-25 1990-07-24 Systeme de commande d'acces a des espaces d'adresse en memoire virtuelle

Country Status (6)

Country Link
US (1) US5923864A (fr)
EP (1) EP0410740B1 (fr)
JP (1) JP2768503B2 (fr)
AU (1) AU647745B2 (fr)
CA (1) CA2021878C (fr)
DE (1) DE69029176T2 (fr)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0634721B1 (fr) * 1993-07-16 1998-09-23 Siemens Nixdorf Informationssysteme Aktiengesellschaft Procédé et circuit pour la traduction d'adresses virtuelles dans un système de traitement de données
US6175906B1 (en) * 1996-12-06 2001-01-16 Advanced Micro Devices, Inc. Mechanism for fast revalidation of virtual tags
US6230248B1 (en) * 1998-10-12 2001-05-08 Institute For The Development Of Emerging Architectures, L.L.C. Method and apparatus for pre-validating regions in a virtual addressing scheme
JP3476376B2 (ja) 1998-12-16 2003-12-10 富士通株式会社 仮想記憶アドレス空間アクセス制御方法とそのための装置
US6535891B1 (en) * 2000-09-26 2003-03-18 Emc Corporation Method and apparatus for indentifying accesses to a repository of logical objects stored on a storage system based upon information identifying accesses to physical storage locations
US7243094B2 (en) * 2002-05-31 2007-07-10 Softek Storage Solutions Corporation Method and system for intelligent storage management
US6981125B2 (en) * 2003-04-22 2005-12-27 International Business Machines Corporation Method and apparatus for managing shared virtual storage in an information handling system
JP2010170266A (ja) * 2009-01-21 2010-08-05 Toshiba Corp 半導体集積回路及びアドレス変換方法
US11074195B2 (en) 2019-06-28 2021-07-27 International Business Machines Corporation Access to dynamic address translation across multiple spaces for operational context subspaces
US11176056B2 (en) 2019-06-28 2021-11-16 International Business Machines Corporation Private space control within a common address space
US10891238B1 (en) 2019-06-28 2021-01-12 International Business Machines Corporation Dynamically joining and splitting dynamic address translation (DAT) tables based on operational context
US10970224B2 (en) 2019-06-28 2021-04-06 International Business Machines Corporation Operational context subspaces

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4355355A (en) * 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
US4521846A (en) * 1981-02-20 1985-06-04 International Business Machines Corporation Mechanism for accessing multiple virtual address spaces
JPH01177145A (ja) * 1988-01-06 1989-07-13 Nec Corp 情報処理装置
US5008811A (en) * 1988-02-10 1991-04-16 International Business Machines Corp. Control mechanism for zero-origin data spaces
US4979098A (en) * 1988-02-10 1990-12-18 International Business Machines Corporation Multiple address space token designation, protection controls, designation translation and lookaside
US4945480A (en) * 1988-02-10 1990-07-31 International Business Machines Corporation Data domain switching on program address space switching and return
JPH0650480B2 (ja) * 1989-05-02 1994-06-29 株式会社日立製作所 多重仮想記憶システムおよびアドレス制御装置
US5117493A (en) * 1989-08-07 1992-05-26 Sun Microsystems, Inc. Pipelined register cache

Also Published As

Publication number Publication date
AU647745B2 (en) 1994-03-31
DE69029176D1 (de) 1997-01-02
JPH0357046A (ja) 1991-03-12
EP0410740B1 (fr) 1996-11-20
AU5984690A (en) 1991-01-31
DE69029176T2 (de) 1997-03-20
CA2021878C (fr) 1996-06-25
EP0410740A3 (en) 1992-01-02
US5923864A (en) 1999-07-13
JP2768503B2 (ja) 1998-06-25
EP0410740A2 (fr) 1991-01-30

Similar Documents

Publication Publication Date Title
EP0200911A3 (fr) Système de mémoire virtuelle
CA2005463A1 (fr) Mecanisme de traduction d'adresses pour des pages de dimensions differentes
ES459518A1 (es) Mejoras en sistemas de tratamiento de espacios de direccion virtual plural para sistemas de tratamiento de datos.
WO1997014084A3 (fr) Systeme de memoire virtuelle avec traduction des adresses virtuelles locales et mondiales
CA2083634A1 (fr) Methode et dispositif de mise en correspondance d'arbres de tables de pagination dans un espace d'adresses virtuelles pour la traduction d'adresses
KR920013132A (ko) 우선변환 참조 버퍼
ES8405177A1 (es) Sistema de control de traduccion de direcciones en un sistema de proceso de datos.
CA2021878A1 (fr) Systeme de commande d'acces a des espaces d'adresse en memoire virtuelle
CA2021272A1 (fr) Table de correspondance associative a algorithme d'anciennete
AU540594B2 (en) Memory protection system
DE69817192D1 (de) Mehrprozessorrechnersystem mit verwendung eines gruppenschutzmechanismus
EP0213832A3 (fr) Système d'ordinateur à mémoire virtuelle
CA2211083A1 (fr) Transformation des adresses dans un systeme d'ordinateur organise en grappes
EP0251056A3 (fr) Consultation parallèle d'étiquettes d'antémémoire
EP0387871A3 (fr) Système de commande d'adresse pour mémoire étendue
CA2107056A1 (fr) Methode et systeme pour accroitre la simultaneite de fonctionnement des memoires d'un ordinateur a processeurs multiples
CA2058259A1 (fr) Appareil permettant d'augmenter le nombre de coincidences dans le repertoire des pages actives
EP0365117A3 (fr) Appareil de traitement de données avec antémémoire
US5463750A (en) Method and apparatus for translating virtual addresses in a data processing system having multiple instruction pipelines and separate TLB's
CA2009717A1 (fr) Systeme de multitraitement a repertoire de pages actives unique reduisant le temps systeme de traitement
EP0381245A3 (fr) Système de traduction d'adresse
EP0140533A3 (fr) Tampon de traduction à temps partagé
JPS558628A (en) Data processing system
JPS5782269A (en) Tlb control system
JPS5644178A (en) Buffer memory control system

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed