FR2352455A1 - Demultiplexeur numerique de canaux plesiochrones - Google Patents

Demultiplexeur numerique de canaux plesiochrones

Info

Publication number
FR2352455A1
FR2352455A1 FR7614959A FR7614959A FR2352455A1 FR 2352455 A1 FR2352455 A1 FR 2352455A1 FR 7614959 A FR7614959 A FR 7614959A FR 7614959 A FR7614959 A FR 7614959A FR 2352455 A1 FR2352455 A1 FR 2352455A1
Authority
FR
France
Prior art keywords
identical frequency
clocks
incoming data
rate
memory read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7614959A
Other languages
English (en)
French (fr)
Other versions
FR2352455B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Sylvain Fontanes
Daniel Forster
Christian Orru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EUROP TELETRANSMISSION
Original Assignee
EUROP TELETRANSMISSION
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EUROP TELETRANSMISSION filed Critical EUROP TELETRANSMISSION
Priority to FR7614959A priority Critical patent/FR2352455A1/fr
Publication of FR2352455A1 publication Critical patent/FR2352455A1/fr
Application granted granted Critical
Publication of FR2352455B1 publication Critical patent/FR2352455B1/fr
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
FR7614959A 1976-05-18 1976-05-18 Demultiplexeur numerique de canaux plesiochrones Granted FR2352455A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7614959A FR2352455A1 (fr) 1976-05-18 1976-05-18 Demultiplexeur numerique de canaux plesiochrones

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7614959A FR2352455A1 (fr) 1976-05-18 1976-05-18 Demultiplexeur numerique de canaux plesiochrones

Publications (2)

Publication Number Publication Date
FR2352455A1 true FR2352455A1 (fr) 1977-12-16
FR2352455B1 FR2352455B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1979-06-29

Family

ID=9173291

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7614959A Granted FR2352455A1 (fr) 1976-05-18 1976-05-18 Demultiplexeur numerique de canaux plesiochrones

Country Status (1)

Country Link
FR (1) FR2352455A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PUBLICATION US "1969 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS", 9-11 JUIN 1969, BOULDER COLORADO ARTICLE A 1,5 TO 6 MEGABIT DIGITAL MULTIPLEX EMPLOYING PULSE STUFFING"AUTEUR BRUCE, PAGES 34-1 A 34-7) *

Also Published As

Publication number Publication date
FR2352455B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1979-06-29

Similar Documents

Publication Publication Date Title
ES8602328A1 (es) Una instalacion de lectura de medida de servicios publicos, de aplicacion especial a lineas telefonicas
AU2839977A (en) Clock pulse signal generator automatic frequency control circuit
JPS5639694A (en) Method and device for synchrnonizing timing in transmission of digital information signal
ES391155A1 (es) Sistema de sincronizacion de cuadros.
DE3173313D1 (en) Clock synchronization signal generating circuit
JPS56163567A (en) Control circuit for consecutive data block address
ES440696A1 (es) Un subsistema para agregar a un sistema mic (modulacion por impulsos codificados) existente, que proporciona canales de datos adicionales y aumenta el numero de canales de senali- zacion.
ATE55524T1 (de) Synchronisation nachziehbarer taktoszillatoren bei der uebertragung digitaler signale.
JPS5473009A (en) Time compression and expansion apparatus of audio signal
FR2352455A1 (fr) Demultiplexeur numerique de canaux plesiochrones
ES458184A1 (es) Dispositivo perfeccionado para proporcionar sincronismo de fase de una estacion de transito en una red de telecomunica-cion digital.
ES448469A1 (es) Un sistema de transmision de datos en serie binaria.
ES363941A2 (es) Una disposicion para transmitir senales de informacion en una banda de frecuencias prescrita.
JPS5567921A (en) Synchronizing signal regenerating circuit
SE415221B (sv) Anordning for overforing av digitala signaler
JPS5758214A (en) Forming circuit of data sampling clock
GB1272992A (en) Improvements in or relating to tone generators
JPS53120512A (en) Digital signal processing unit
JPS55163675A (en) Memory signal generator
JPS5290214A (en) Data transmitting system
FR2325107A1 (fr) Systeme de commande de memoire
FR2307405A1 (fr) Dispositif de synchronisation de reseau de transmission de donnees
SU1270787A2 (ru) Устройство дл цифровой магнитной записи
SU598226A1 (ru) Устройство дл синхронизации контрольного и эталонного цифровых сигналов
SU506942A1 (ru) Коммутирующее устройство

Legal Events

Date Code Title Description
ST Notification of lapse