FR2326739A1 - RETAINED HOLDER ADDITIONER - Google Patents
RETAINED HOLDER ADDITIONERInfo
- Publication number
- FR2326739A1 FR2326739A1 FR7629471A FR7629471A FR2326739A1 FR 2326739 A1 FR2326739 A1 FR 2326739A1 FR 7629471 A FR7629471 A FR 7629471A FR 7629471 A FR7629471 A FR 7629471A FR 2326739 A1 FR2326739 A1 FR 2326739A1
- Authority
- FR
- France
- Prior art keywords
- additioner
- retained
- holder
- retained holder
- holder additioner
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
- G06F7/502—Half adders; Full adders consisting of two cascaded half adders
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
- G06F2207/4802—Special implementations
- G06F2207/4806—Cascode or current mode logic
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US61870975A | 1975-10-01 | 1975-10-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
FR2326739A1 true FR2326739A1 (en) | 1977-04-29 |
Family
ID=24478821
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7629471A Withdrawn FR2326739A1 (en) | 1975-10-01 | 1976-09-30 | RETAINED HOLDER ADDITIONER |
Country Status (7)
Country | Link |
---|---|
JP (1) | JPS5926056B2 (en) |
AU (1) | AU1821276A (en) |
BE (1) | BE846854A (en) |
CA (1) | CA1076706A (en) |
DE (1) | DE2643609A1 (en) |
FR (1) | FR2326739A1 (en) |
GB (1) | GB1521790A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4215418A (en) * | 1978-06-30 | 1980-07-29 | Trw Inc. | Integrated digital multiplier circuit using current mode logic |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1556504A (en) * | 1967-02-14 | 1969-02-07 | ||
US3978329A (en) * | 1975-09-12 | 1976-08-31 | Bell Telephone Laboratories, Incorporated | One-bit full adder |
-
1976
- 1976-09-28 DE DE19762643609 patent/DE2643609A1/en active Granted
- 1976-09-29 AU AU18212/76A patent/AU1821276A/en not_active Expired
- 1976-09-30 CA CA262,411A patent/CA1076706A/en not_active Expired
- 1976-09-30 FR FR7629471A patent/FR2326739A1/en not_active Withdrawn
- 1976-09-30 JP JP11789376A patent/JPS5926056B2/en not_active Expired
- 1976-10-01 BE BE171165A patent/BE846854A/en not_active IP Right Cessation
- 1976-10-01 GB GB4077976A patent/GB1521790A/en not_active Expired
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR1556504A (en) * | 1967-02-14 | 1969-02-07 | ||
US3978329A (en) * | 1975-09-12 | 1976-08-31 | Bell Telephone Laboratories, Incorporated | One-bit full adder |
Also Published As
Publication number | Publication date |
---|---|
AU1821276A (en) | 1978-04-06 |
DE2643609C2 (en) | 1988-09-22 |
BE846854A (en) | 1977-01-31 |
DE2643609A1 (en) | 1977-04-14 |
JPS5926056B2 (en) | 1984-06-23 |
CA1076706A (en) | 1980-04-29 |
JPS5244127A (en) | 1977-04-06 |
GB1521790A (en) | 1978-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK426876A (en) | TOOL HOLDER | |
NO146210C (en) | A composition | |
BR7602553A (en) | PLASTIC HOLDER | |
SE428878B (en) | OSTAGAD SEALMAST FOR A SAILBREAD | |
NL7606531A (en) | HOLDER. | |
IT1067997B (en) | REGENERATION CRYPOMP | |
BR7603122A (en) | TOOL HOLDER | |
IT1054279B (en) | RACLA DEVICE | |
DK149919C (en) | A combination as defined | |
FR2314884A1 (en) | ROLL HOLDER | |
SE420894B (en) | desoldering | |
FR2326289A1 (en) | OPENABLE HOLDER | |
FR2333614A1 (en) | SHARPENER | |
BR7605923A (en) | PLASTIC HOLDER | |
AT346026B (en) | MAGAZINE HOLDER | |
IT1057711B (en) | PAGNETRON CAVITA RISCNANTE | |
IT1028611B (en) | DEBAVER BEVELLER TOOL | |
AR206854A1 (en) | GRIPPER | |
AT341240B (en) | CARTRIDGE | |
ATA826176A (en) | SAVINGS HOLDER | |
FR2326739A1 (en) | RETAINED HOLDER ADDITIONER | |
AT343221B (en) | CONTACT HOLDER | |
AT338929B (en) | CONTACT HOLDER | |
NL7609952A (en) | HOLDER. | |
DK118376A (en) | DOCUMENT HOLDER FOR A COPYER |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RE | Withdrawal of published application |