FR2245028B1 - - Google Patents

Info

Publication number
FR2245028B1
FR2245028B1 FR7431224A FR7431224A FR2245028B1 FR 2245028 B1 FR2245028 B1 FR 2245028B1 FR 7431224 A FR7431224 A FR 7431224A FR 7431224 A FR7431224 A FR 7431224A FR 2245028 B1 FR2245028 B1 FR 2245028B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7431224A
Other languages
French (fr)
Other versions
FR2245028A1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of FR2245028A1 publication Critical patent/FR2245028A1/fr
Application granted granted Critical
Publication of FR2245028B1 publication Critical patent/FR2245028B1/fr
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration
    • G06F12/0669Configuration or reconfiguration with decentralised address assignment
    • G06F12/0676Configuration or reconfiguration with decentralised address assignment the address being position dependent

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)
FR7431224A 1973-09-24 1974-09-16 Expired FR2245028B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19732348002 DE2348002C3 (en) 1973-09-24 1973-09-24 Modular data processing system with a number of similar processors for data input

Publications (2)

Publication Number Publication Date
FR2245028A1 FR2245028A1 (en) 1975-04-18
FR2245028B1 true FR2245028B1 (en) 1979-06-01

Family

ID=5893489

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7431224A Expired FR2245028B1 (en) 1973-09-24 1974-09-16

Country Status (8)

Country Link
AT (1) AT348798B (en)
BE (1) BE820273A (en)
CH (1) CH586935A5 (en)
DE (1) DE2348002C3 (en)
FR (1) FR2245028B1 (en)
GB (1) GB1483903A (en)
IT (1) IT1022201B (en)
NL (1) NL7412316A (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3151120C2 (en) * 1981-12-23 1983-12-01 Siemens AG, 1000 Berlin und 8000 München Data processing system with main memory and several processors connected in series
FR2520896B1 (en) * 1982-02-01 1987-06-05 Merlin Gerin DEVICE FOR ADDRESSING THE CARDS OF A PROGRAMMABLE AUTOMATON FOR SECURITY OF EXCHANGES ON THE BUS
US4626846A (en) * 1984-05-22 1986-12-02 Northern Telecom Limited Bus arrangement for addressing equipment units and a method therefor
US5148389A (en) * 1988-04-05 1992-09-15 Convergent Technologies, Inc. Modular expansion bus configuration
FR2641629B1 (en) * 1989-01-11 1994-09-02 Merlin Gerin METHOD FOR AUTOMATICALLY ADDRESSING STANDARD MODULAR BLOCKS AND ASSEMBLY FOR CARRYING OUT SAID METHOD
US7349448B2 (en) * 2003-08-01 2008-03-25 Hewlett-Packard Development Company, L.P. Distributed multiplexing circuit with built-in repeater

Also Published As

Publication number Publication date
FR2245028A1 (en) 1975-04-18
ATA745274A (en) 1978-07-15
IT1022201B (en) 1978-03-20
AT348798B (en) 1979-03-12
DE2348002A1 (en) 1975-03-27
NL7412316A (en) 1975-03-26
BE820273A (en) 1975-03-24
CH586935A5 (en) 1977-04-15
DE2348002C3 (en) 1979-12-20
DE2348002B2 (en) 1977-12-01
GB1483903A (en) 1977-08-24

Similar Documents

Publication Publication Date Title
AR201758A1 (en)
AU476761B2 (en)
AU465372B2 (en)
AR201235Q (en)
AR201231Q (en)
AU474593B2 (en)
AU474511B2 (en)
AU474838B2 (en)
AU465453B2 (en)
AU465434B2 (en)
AU471343B2 (en)
AU450229B2 (en)
AU476714B2 (en)
AR201229Q (en)
AU476696B2 (en)
AU466283B2 (en)
AU472848B2 (en)
AR199451A1 (en)
AU477823B2 (en)
AU471461B2 (en)
AR195948A1 (en)
AU447540B2 (en)
AU477824B2 (en)
AU461342B2 (en)
AR210729A1 (en)

Legal Events

Date Code Title Description
ST Notification of lapse