FR2086108B1 - - Google Patents

Info

Publication number
FR2086108B1
FR2086108B1 FR7113020A FR7113020A FR2086108B1 FR 2086108 B1 FR2086108 B1 FR 2086108B1 FR 7113020 A FR7113020 A FR 7113020A FR 7113020 A FR7113020 A FR 7113020A FR 2086108 B1 FR2086108 B1 FR 2086108B1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7113020A
Other versions
FR2086108A1 (fr
Inventor
J B Chambers
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of FR2086108A1 publication Critical patent/FR2086108A1/fr
Application granted granted Critical
Publication of FR2086108B1 publication Critical patent/FR2086108B1/fr
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Bus Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
FR7113020A 1970-04-16 1971-04-06 Expired FR2086108B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US2922470A 1970-04-16 1970-04-16

Publications (2)

Publication Number Publication Date
FR2086108A1 FR2086108A1 (fr) 1971-12-31
FR2086108B1 true FR2086108B1 (fr) 1976-09-03

Family

ID=21847910

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7113020A Expired FR2086108B1 (fr) 1970-04-16 1971-04-06

Country Status (11)

Country Link
US (1) US3643221A (fr)
JP (1) JPS54609B1 (fr)
AT (1) AT317586B (fr)
BE (1) BE765671A (fr)
CA (1) CA953031A (fr)
CH (1) CH520981A (fr)
ES (1) ES390161A1 (fr)
FR (1) FR2086108B1 (fr)
GB (1) GB1327575A (fr)
NL (1) NL7104501A (fr)
SE (1) SE375393B (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4193113A (en) * 1975-05-30 1980-03-11 Burroughs Corporation Keyboard interrupt method and apparatus
FR2337376A1 (fr) * 1975-12-31 1977-07-29 Honeywell Bull Soc Ind Appareil permettant le transfert de blocs de donnees de longueur variable entre deux interfaces de largeur differente
US4131940A (en) * 1977-07-25 1978-12-26 International Business Machines Corporation Channel data buffer apparatus for a digital data processing system
US4258417A (en) * 1978-10-23 1981-03-24 International Business Machines Corporation System for interfacing between main store memory and a central processor
US4245303A (en) * 1978-10-25 1981-01-13 Digital Equipment Corporation Memory for data processing system with command and data buffering
US4451883A (en) * 1981-12-01 1984-05-29 Honeywell Information Systems Inc. Bus sourcing and shifter control of a central processing unit
US5038277A (en) * 1983-11-07 1991-08-06 Digital Equipment Corporation Adjustable buffer for data communications in a data processing system
US5537552A (en) * 1990-11-27 1996-07-16 Canon Kabushiki Kaisha Apparatus for selectively comparing pointers to detect full or empty status of a circular buffer area in an input/output (I/O) buffer

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1129181B (de) * 1959-10-05 1962-05-10 Hell Rudolf Dr Ing Fa Verfahren und Vorrichtung zur Anpassung der Entnahmegeschwindigkeit binaer kodierter Informationen an von dieser verschiedene Eingabegeschwindigkeiten fuer solche Informationen verarbeitende Vorrichtungen
US3103580A (en) * 1959-10-29 1963-09-10 Selective data shift register
US3210737A (en) * 1962-01-29 1965-10-05 Sylvania Electric Prod Electronic data processing
US3350692A (en) * 1964-07-06 1967-10-31 Bell Telephone Labor Inc Fast register control circuit
US3328766A (en) * 1965-01-12 1967-06-27 Bell Telephone Labor Inc Buffering circuit for repetitive transmission of data characters
NL6600550A (fr) * 1966-01-15 1967-07-17
US3496475A (en) * 1967-03-06 1970-02-17 Bell Telephone Labor Inc High speed shift register
US3540004A (en) * 1968-07-05 1970-11-10 Teletype Corp Buffer storage circuit
US3521245A (en) * 1968-11-01 1970-07-21 Ultronic Systems Corp Shift register with variable transfer rate

Also Published As

Publication number Publication date
ES390161A1 (es) 1973-07-01
DE2117582B2 (de) 1977-06-02
AT317586B (de) 1974-09-10
CA953031A (en) 1974-08-13
JPS54609B1 (fr) 1979-01-12
BE765671A (fr) 1971-08-30
CH520981A (de) 1972-03-31
US3643221A (en) 1972-02-15
SE375393B (fr) 1975-04-14
GB1327575A (en) 1973-08-22
DE2117582A1 (de) 1971-12-02
FR2086108A1 (fr) 1971-12-31
NL7104501A (fr) 1971-10-19

Similar Documents

Publication Publication Date Title
AR204384A1 (fr)
FR2086108B1 (fr)
ATA96471A (fr)
AU1146470A (fr)
AU2044470A (fr)
AU2085370A (fr)
AU2017870A (fr)
AR195465A1 (fr)
AU2119370A (fr)
AU1247570A (fr)
AU1235770A (fr)
AU1189670A (fr)
AU1969370A (fr)
AU1841070A (fr)
AU1328670A (fr)
AU1789870A (fr)
AU1277070A (fr)
ATA672271A (fr)
AU2061170A (fr)
AU2130570A (fr)
AU2112570A (fr)
AU2115870A (fr)
AU1581370A (fr)
AU1004470A (fr)
AU1086670A (fr)

Legal Events

Date Code Title Description
ST Notification of lapse