CH520981A - Pufferspeicher für Datenverarbeitungsanlagen - Google Patents

Pufferspeicher für Datenverarbeitungsanlagen

Info

Publication number
CH520981A
CH520981A CH543671A CH543671A CH520981A CH 520981 A CH520981 A CH 520981A CH 543671 A CH543671 A CH 543671A CH 543671 A CH543671 A CH 543671A CH 520981 A CH520981 A CH 520981A
Authority
CH
Switzerland
Prior art keywords
data processing
processing systems
buffer storage
buffer
storage
Prior art date
Application number
CH543671A
Other languages
English (en)
Inventor
Blair Chambers James
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of CH520981A publication Critical patent/CH520981A/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Bus Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
CH543671A 1970-04-16 1971-04-15 Pufferspeicher für Datenverarbeitungsanlagen CH520981A (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US2922470A 1970-04-16 1970-04-16

Publications (1)

Publication Number Publication Date
CH520981A true CH520981A (de) 1972-03-31

Family

ID=21847910

Family Applications (1)

Application Number Title Priority Date Filing Date
CH543671A CH520981A (de) 1970-04-16 1971-04-15 Pufferspeicher für Datenverarbeitungsanlagen

Country Status (11)

Country Link
US (1) US3643221A (de)
JP (1) JPS54609B1 (de)
AT (1) AT317586B (de)
BE (1) BE765671A (de)
CA (1) CA953031A (de)
CH (1) CH520981A (de)
ES (1) ES390161A1 (de)
FR (1) FR2086108B1 (de)
GB (1) GB1327575A (de)
NL (1) NL7104501A (de)
SE (1) SE375393B (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4193113A (en) * 1975-05-30 1980-03-11 Burroughs Corporation Keyboard interrupt method and apparatus
FR2337376A1 (fr) * 1975-12-31 1977-07-29 Honeywell Bull Soc Ind Appareil permettant le transfert de blocs de donnees de longueur variable entre deux interfaces de largeur differente
US4131940A (en) * 1977-07-25 1978-12-26 International Business Machines Corporation Channel data buffer apparatus for a digital data processing system
US4258417A (en) * 1978-10-23 1981-03-24 International Business Machines Corporation System for interfacing between main store memory and a central processor
US4245303A (en) * 1978-10-25 1981-01-13 Digital Equipment Corporation Memory for data processing system with command and data buffering
US4451883A (en) * 1981-12-01 1984-05-29 Honeywell Information Systems Inc. Bus sourcing and shifter control of a central processing unit
US5038277A (en) * 1983-11-07 1991-08-06 Digital Equipment Corporation Adjustable buffer for data communications in a data processing system
US5537552A (en) * 1990-11-27 1996-07-16 Canon Kabushiki Kaisha Apparatus for selectively comparing pointers to detect full or empty status of a circular buffer area in an input/output (I/O) buffer

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1129181B (de) * 1959-10-05 1962-05-10 Hell Rudolf Dr Ing Fa Verfahren und Vorrichtung zur Anpassung der Entnahmegeschwindigkeit binaer kodierter Informationen an von dieser verschiedene Eingabegeschwindigkeiten fuer solche Informationen verarbeitende Vorrichtungen
US3103580A (en) * 1959-10-29 1963-09-10 Selective data shift register
US3210737A (en) * 1962-01-29 1965-10-05 Sylvania Electric Prod Electronic data processing
US3350692A (en) * 1964-07-06 1967-10-31 Bell Telephone Labor Inc Fast register control circuit
US3328766A (en) * 1965-01-12 1967-06-27 Bell Telephone Labor Inc Buffering circuit for repetitive transmission of data characters
NL6600550A (de) * 1966-01-15 1967-07-17
US3496475A (en) * 1967-03-06 1970-02-17 Bell Telephone Labor Inc High speed shift register
US3540004A (en) * 1968-07-05 1970-11-10 Teletype Corp Buffer storage circuit
US3521245A (en) * 1968-11-01 1970-07-21 Ultronic Systems Corp Shift register with variable transfer rate

Also Published As

Publication number Publication date
SE375393B (de) 1975-04-14
DE2117582B2 (de) 1977-06-02
BE765671A (fr) 1971-08-30
FR2086108A1 (de) 1971-12-31
FR2086108B1 (de) 1976-09-03
US3643221A (en) 1972-02-15
DE2117582A1 (de) 1971-12-02
ES390161A1 (es) 1973-07-01
AT317586B (de) 1974-09-10
NL7104501A (de) 1971-10-19
CA953031A (en) 1974-08-13
JPS54609B1 (de) 1979-01-12
GB1327575A (en) 1973-08-22

Similar Documents

Publication Publication Date Title
DK129016B (da) Dataaflæsningsanlæg.
AT304108B (de) Datenverarbeitungseinrichtung
IL36321A0 (en) Data processing system
IL36347A0 (en) Data processing system
CH539885A (de) Datenstation
CH539886A (de) Digitales Datenverarbeitungsgerät
CH529418A (de) Speicheranordnung für binäre Daten
CH546983A (de) Datenverarbeitende anlage.
CH544371A (de) Datenabtastanlage
AT348277B (de) Datenverarbeitungsanlage
CH552252A (de) Datenkarte.
CH491440A (de) Datenverarbeitungsanlage
NL156839B (nl) Informatiebehandelend stelsel.
CH476442A (de) Datenverarbeitungsanlage
AT351302B (de) Datenverarbeitungsanlage
NL176888B (nl) Informatie-verwerkend stelsel.
CH537053A (de) Daten-Eingangsanlage für Digital-Computer
DE1953364B2 (de) Datenverarbeitungsanordnung
CH431143A (de) Datenverarbeitungsanlage
CH539913A (de) Datenspeicher
CH503324A (de) Datenverarbeitungsanlage
CH536001A (de) Datenverarbeitungsanlage
CH551046A (de) Datenverarbeitungsanlage.
CH520981A (de) Pufferspeicher für Datenverarbeitungsanlagen
BR7018866D0 (pt) Memorias so de leitura para sistemas de processamento de dados

Legal Events

Date Code Title Description
PL Patent ceased