FR2081890A1 - - Google Patents

Info

Publication number
FR2081890A1
FR2081890A1 FR7108649A FR7108649A FR2081890A1 FR 2081890 A1 FR2081890 A1 FR 2081890A1 FR 7108649 A FR7108649 A FR 7108649A FR 7108649 A FR7108649 A FR 7108649A FR 2081890 A1 FR2081890 A1 FR 2081890A1
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7108649A
Other languages
French (fr)
Other versions
FR2081890B1 (enrdf_load_stackoverflow
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of FR2081890A1 publication Critical patent/FR2081890A1/fr
Application granted granted Critical
Publication of FR2081890B1 publication Critical patent/FR2081890B1/fr
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018557Coupling arrangements; Impedance matching circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09441Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733Controllable logic circuits
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
FR717108649A 1970-03-12 1971-03-12 Expired FR2081890B1 (enrdf_load_stackoverflow)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT2181370 1970-03-12

Publications (2)

Publication Number Publication Date
FR2081890A1 true FR2081890A1 (enrdf_load_stackoverflow) 1971-12-10
FR2081890B1 FR2081890B1 (enrdf_load_stackoverflow) 1973-06-08

Family

ID=11187199

Family Applications (1)

Application Number Title Priority Date Filing Date
FR717108649A Expired FR2081890B1 (enrdf_load_stackoverflow) 1970-03-12 1971-03-12

Country Status (3)

Country Link
DE (1) DE2109803C3 (enrdf_load_stackoverflow)
FR (1) FR2081890B1 (enrdf_load_stackoverflow)
GB (1) GB1337842A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2370390A1 (fr) * 1976-11-04 1978-06-02 Philips Nv Circuit logique integre a transistors mos

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3808475A (en) * 1972-07-10 1974-04-30 Amdahl Corp Lsi chip construction and method

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3100838A (en) * 1960-06-22 1963-08-13 Rca Corp Binary full adder utilizing integrated unipolar transistors
US3201574A (en) * 1960-10-07 1965-08-17 Rca Corp Flexible logic circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2370390A1 (fr) * 1976-11-04 1978-06-02 Philips Nv Circuit logique integre a transistors mos

Also Published As

Publication number Publication date
FR2081890B1 (enrdf_load_stackoverflow) 1973-06-08
DE2109803A1 (de) 1971-09-23
GB1337842A (en) 1973-11-21
DE2109803C3 (de) 1981-09-10
DE2109803B2 (de) 1979-10-04

Similar Documents

Publication Publication Date Title
ATA96471A (enrdf_load_stackoverflow)
AU1146470A (enrdf_load_stackoverflow)
AU2044470A (enrdf_load_stackoverflow)
AU1473870A (enrdf_load_stackoverflow)
AU1336970A (enrdf_load_stackoverflow)
AU1326870A (enrdf_load_stackoverflow)
AU2130570A (enrdf_load_stackoverflow)
AU2085370A (enrdf_load_stackoverflow)
AU2017870A (enrdf_load_stackoverflow)
AU1833270A (enrdf_load_stackoverflow)
AU1716970A (enrdf_load_stackoverflow)
AU1517670A (enrdf_load_stackoverflow)
AU1591370A (enrdf_load_stackoverflow)
AU1841070A (enrdf_load_stackoverflow)
AU2144270A (enrdf_load_stackoverflow)
AU2131570A (enrdf_load_stackoverflow)
AU2130770A (enrdf_load_stackoverflow)
AU1328670A (enrdf_load_stackoverflow)
ATA672271A (enrdf_load_stackoverflow)
AU1343870A (enrdf_load_stackoverflow)
AU1277070A (enrdf_load_stackoverflow)
AU2119370A (enrdf_load_stackoverflow)
AU1247570A (enrdf_load_stackoverflow)
AU1581370A (enrdf_load_stackoverflow)
AU1235770A (enrdf_load_stackoverflow)

Legal Events

Date Code Title Description
ST Notification of lapse