FR1410561A - Circuits logiques à sécurité intrinsèque - Google Patents

Circuits logiques à sécurité intrinsèque

Info

Publication number
FR1410561A
FR1410561A FR989791A FR989791A FR1410561A FR 1410561 A FR1410561 A FR 1410561A FR 989791 A FR989791 A FR 989791A FR 989791 A FR989791 A FR 989791A FR 1410561 A FR1410561 A FR 1410561A
Authority
FR
France
Prior art keywords
logic circuits
intrinsically safe
safe logic
intrinsically
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR989791A
Other languages
English (en)
French (fr)
Inventor
Jean Demeur
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ACEC
Umicore NV SA
Original Assignee
ACEC
Ateliers de Constructions Electriques de Charleroi SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ACEC, Ateliers de Constructions Electriques de Charleroi SA filed Critical ACEC
Application granted granted Critical
Publication of FR1410561A publication Critical patent/FR1410561A/fr
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/16—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using saturable magnetic devices

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Coils Or Transformers For Communication (AREA)
  • Transformers For Measuring Instruments (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Dynamo-Electric Clutches, Dynamo-Electric Brakes (AREA)
FR989791A 1963-10-03 1964-09-30 Circuits logiques à sécurité intrinsèque Expired FR1410561A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
BE638197A BE638197A (fr) 1963-10-03 1963-10-03 Circuits logiques à sécurité intrinsèque

Publications (1)

Publication Number Publication Date
FR1410561A true FR1410561A (fr) 1965-09-10

Family

ID=59409131

Family Applications (1)

Application Number Title Priority Date Filing Date
FR989791A Expired FR1410561A (fr) 1963-10-03 1964-09-30 Circuits logiques à sécurité intrinsèque

Country Status (8)

Country Link
BE (1) BE638197A (sv)
DE (1) DE1287123B (sv)
ES (1) ES362535A3 (sv)
FR (1) FR1410561A (sv)
GB (1) GB1086854A (sv)
IT (1) IT737692B (sv)
NL (1) NL6411515A (sv)
SE (1) SE310898B (sv)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2745745A1 (de) * 1976-10-11 1978-04-13 Acec Prozessteueranlage
DE3229622A1 (de) * 1982-08-09 1984-02-09 Klöckner-Moeller Elektrizitäts GmbH, 5300 Bonn Schaltungsanordnung zur potentialtrennung

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5040781Y2 (sv) * 1971-02-25 1975-11-20

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB513626A (en) * 1937-01-30 1939-10-18 Ladislas De Kramolin Arrangement for increasing the selectivity of electric amplifying apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2745745A1 (de) * 1976-10-11 1978-04-13 Acec Prozessteueranlage
DE3229622A1 (de) * 1982-08-09 1984-02-09 Klöckner-Moeller Elektrizitäts GmbH, 5300 Bonn Schaltungsanordnung zur potentialtrennung

Also Published As

Publication number Publication date
IT737692B (it) 1967-01-02
ES362535A3 (es) 1970-09-01
DE1287123B (de) 1969-01-16
NL6411515A (nl) 1965-04-05
GB1086854A (en) 1967-10-11
SE310898B (sv) 1969-05-19
BE638197A (fr) 1964-04-03

Similar Documents

Publication Publication Date Title
FR1504328A (fr) Circuits logiques
FR1511986A (fr) Circuits intégrés à semi-conducteurs
FR1414449A (fr) Circuit logique du type
CH410056A (de) Multistabile Schaltung
FR1423147A (fr) Circuits logiques
FR1410561A (fr) Circuits logiques à sécurité intrinsèque
FR1328197A (fr) Circuit logique à semi-conducteur
FR1504335A (fr) Circuit logique
FR1397510A (fr) Circuit logique cryoélectrique
FR1392132A (fr) Mallette à main
FR1366186A (fr) Circuit logique
FR1363305A (fr) étui à monnaie
FR1396604A (fr) Circuits logiques
FR1369154A (fr) Circuits logiques
FR1464168A (fr) Circuit logique à transistor
IT746895B (it) Circuiti logici di sicurezza
FR1388276A (fr) Perfectionnements à des circuits logiques
FR1403328A (fr) Circuit logique
FR1377039A (fr) Circuit logique
FR1346678A (fr) Circuit logique
FR1335935A (fr) Circuit logique à semi-conducteurs
FR1392976A (fr) Circuits multistables
FR1452814A (fr) Perfectionnements aux circuits à fluides
FR1358905A (fr) Circuits logiques ultra-rapides
FR1345508A (fr) Perceuse à main