FR1377910A - Procédé de fabrication de systèmes à conductivité électrique dissymétrique - Google Patents

Procédé de fabrication de systèmes à conductivité électrique dissymétrique

Info

Publication number
FR1377910A
FR1377910A FR2470A FR90002470A FR1377910A FR 1377910 A FR1377910 A FR 1377910A FR 2470 A FR2470 A FR 2470A FR 90002470 A FR90002470 A FR 90002470A FR 1377910 A FR1377910 A FR 1377910A
Authority
FR
France
Prior art keywords
manufacturing process
electrical conductivity
asymmetric electrical
conductivity systems
systems
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR2470A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Licentia Patent Verwaltungs GmbH
Original Assignee
Licentia Patent Verwaltungs GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Licentia Patent Verwaltungs GmbH filed Critical Licentia Patent Verwaltungs GmbH
Application granted granted Critical
Publication of FR1377910A publication Critical patent/FR1377910A/fr
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/965Shaped junction formation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Thyristors (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
FR2470A 1962-12-19 1963-12-19 Procédé de fabrication de systèmes à conductivité électrique dissymétrique Expired FR1377910A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE1962L0043741 DE1464226B2 (de) 1962-12-19 1962-12-19 Verfahren zum herstellen von elektrisch unsymmetrisch leitenden halbleiteranordnungen

Publications (1)

Publication Number Publication Date
FR1377910A true FR1377910A (fr) 1964-11-06

Family

ID=7270403

Family Applications (1)

Application Number Title Priority Date Filing Date
FR2470A Expired FR1377910A (fr) 1962-12-19 1963-12-19 Procédé de fabrication de systèmes à conductivité électrique dissymétrique

Country Status (4)

Country Link
US (1) US3341378A (fr)
DE (1) DE1464226B2 (fr)
FR (1) FR1377910A (fr)
GB (1) GB1074816A (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3391287A (en) * 1965-07-30 1968-07-02 Westinghouse Electric Corp Guard junctions for p-nu junction semiconductor devices
FR2075939A1 (fr) * 1970-01-06 1971-10-15 Ibm

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1439739B2 (de) * 1964-11-06 1973-11-08 Telefunken Patentverwertungsgesellschaft Mbh, 7900 Ulm Verfahren zum Herstellen einer Halbleiteranordnung
US3484313A (en) * 1965-03-25 1969-12-16 Hitachi Ltd Method of manufacturing semiconductor devices
DE2006729C3 (de) * 1970-02-13 1980-02-14 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zur Herstellung einer Halbleiterdiode

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3054034A (en) * 1958-10-01 1962-09-11 Rca Corp Semiconductor devices and method of manufacture thereof
US3210225A (en) * 1961-08-18 1965-10-05 Texas Instruments Inc Method of making transistor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3391287A (en) * 1965-07-30 1968-07-02 Westinghouse Electric Corp Guard junctions for p-nu junction semiconductor devices
FR2075939A1 (fr) * 1970-01-06 1971-10-15 Ibm

Also Published As

Publication number Publication date
DE1464226B2 (de) 1972-09-21
US3341378A (en) 1967-09-12
DE1464226A1 (de) 1968-12-12
GB1074816A (en) 1967-07-05

Similar Documents

Publication Publication Date Title
FR1377910A (fr) Procédé de fabrication de systèmes à conductivité électrique dissymétrique
CH411809A (fr) Pièce conductrice électrique et son procédé de fabrication
FR1430802A (fr) Connecteur électrique et son procédé de fabrication
FR1433614A (fr) Connecteur électrique à collet de retenue
CH453697A (fr) Procédé de fabrication de polyamide-imides
BE616591A (fr) Procédé de fabrication de systèmes à semi-conducteurs
FR1393233A (fr) Plinthe électrique à accessibilité continue
FR71395E (fr) Procédé de fabrication d'isolateurs électriques à long fût
CH410876A (fr) Pièce conductrice électrique et son procédé de fabrication
FR1513607A (fr) Ligne électrique, particulièrement destinée aux systèmes de télécommunication et procédé de fabrication de cette ligne
BE613676A (fr) Procédé de fabrication de dispositifs à conductibilité asymétrique.
FR1108247A (fr) Procédé de fabrication de systèmes conducteurs électriques asymétriques
FR1498015A (fr) Procédé de fabrication de polyamide-imides
FR71989E (fr) Procédé de fabrication d'isolateurs électriques à long fût
FR1395879A (fr) Connecteur électrique et son procédé de fabrication
FR1399030A (fr) Procédé de fabrication de pivots à ressorts de flexion croisés
FR1455733A (fr) Procédé de fabrication de bandes
FR1338330A (fr) Procédé de fabrication de tôles électriques à sens magnétique orienté
FR1314246A (fr) Procédé de fabrication de dispositifs à conductibilité asymétrique
FR1377839A (fr) Pièce de contact électrique
FR1361255A (fr) Procédé de fabrication de fluoro-isoprènes
FR1299326A (fr) Procédé de fabrication de condensateurs électriques du type à feuilles
FR1397041A (fr) Procédé de fabrication de conducteurs électriques de petit diamètre
FR1320428A (fr) Procédé de fabrication de lentilles de contact
BE616361A (fr) Procédé de fabrication de tôles électriques à sens magnétique orienté