FI981685A0 - Generation of clock frequencies - Google Patents
Generation of clock frequenciesInfo
- Publication number
- FI981685A0 FI981685A0 FI981685A FI981685A FI981685A0 FI 981685 A0 FI981685 A0 FI 981685A0 FI 981685 A FI981685 A FI 981685A FI 981685 A FI981685 A FI 981685A FI 981685 A0 FI981685 A0 FI 981685A0
- Authority
- FI
- Finland
- Prior art keywords
- generation
- clock frequencies
- frequencies
- clock
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
- H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
- H03L7/235—Nested phase locked loops
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI981685A FI105425B (en) | 1998-07-31 | 1998-07-31 | Generation of clock frequencies |
PCT/FI1999/000607 WO2000008763A1 (en) | 1998-07-31 | 1999-07-09 | Method for generating a clock signal and a phase lock circuit |
AU50417/99A AU5041799A (en) | 1998-07-31 | 1999-07-09 | Method for generating a clock signal and a phase lock circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI981685 | 1998-07-31 | ||
FI981685A FI105425B (en) | 1998-07-31 | 1998-07-31 | Generation of clock frequencies |
Publications (3)
Publication Number | Publication Date |
---|---|
FI981685A0 true FI981685A0 (en) | 1998-07-31 |
FI981685A FI981685A (en) | 2000-02-01 |
FI105425B FI105425B (en) | 2000-08-15 |
Family
ID=8552252
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FI981685A FI105425B (en) | 1998-07-31 | 1998-07-31 | Generation of clock frequencies |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU5041799A (en) |
FI (1) | FI105425B (en) |
WO (1) | WO2000008763A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103812636A (en) * | 2012-11-09 | 2014-05-21 | 江苏绿扬电子仪器集团有限公司 | Device for high-speed data acquisition system to acquire high-quality sampling clock |
US9660797B2 (en) | 2013-03-21 | 2017-05-23 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for implementing clock holdover |
CN114679173B (en) * | 2021-10-06 | 2022-08-30 | 绍兴圆方半导体有限公司 | Phase-locked loop and clock synchronization system |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI895068A0 (en) * | 1989-10-25 | 1989-10-25 | Telenokia Oy | Frequency synthesizer. |
DE4201415A1 (en) * | 1992-01-21 | 1993-07-22 | Telefunken Microelectron | COMBINED RADIO TRANSMITTER AND RECEIVER WITH A PLL CIRCUIT |
-
1998
- 1998-07-31 FI FI981685A patent/FI105425B/en active
-
1999
- 1999-07-09 AU AU50417/99A patent/AU5041799A/en not_active Abandoned
- 1999-07-09 WO PCT/FI1999/000607 patent/WO2000008763A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2000008763A1 (en) | 2000-02-17 |
FI981685A (en) | 2000-02-01 |
FI105425B (en) | 2000-08-15 |
AU5041799A (en) | 2000-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ID27092A (en) | MAKING OF ANHYDRIDAL FTALATES | |
DE69826835D1 (en) | frequency synthesizer | |
NO20001950D0 (en) | Synthesis of SAPO-44 | |
CY2012029I2 (en) | NEW FORM OF 5-OMEPRAZOLE | |
NO994201D0 (en) | Frequency Synthesis Circuit | |
NO20002281D0 (en) | Procedure for generating seismic attributes | |
NO992165D0 (en) | Improved production of isoprenoids | |
DE69801827D1 (en) | Clock generator | |
NO20011886L (en) | Forms of fexofenadine | |
NO20011083L (en) | Crystalline forms of EtOC2 - CH2 - (R) Cgl-Aze-Pab-OH | |
BR9706700A (en) | Combined electronic clock | |
DE50002665D1 (en) | CLOCK SIGNAL GENERATOR | |
FI974198A (en) | Generation of start value | |
DE60006628D1 (en) | Frequency synthesis circuit | |
DE69802178D1 (en) | Frequency generation circuit | |
DE69720520D1 (en) | CLOCK GENERATOR | |
ID28032A (en) | TRICICLIC OF PIPERIDIN-Δ3-AS ANTAGONIS-α2 | |
NO990832D0 (en) | Synthesis of bisendolylmalimides | |
DE69829270D1 (en) | frequency synthesizer | |
FI981685A0 (en) | Generation of clock frequencies | |
FR2777096B3 (en) | CLOCK | |
DE69928171D1 (en) | Electronic clockwork | |
NO20010637D0 (en) | Solid phase synthesis of thio-oligosaccharides | |
DE69924599D1 (en) | frequency synthesizer | |
DE69937436D1 (en) | Clock pulse generating circuit |