FI970784L - Prosessien välinen vuonvalvonta hajautetussa moniprosessoriympäristössä - Google Patents

Prosessien välinen vuonvalvonta hajautetussa moniprosessoriympäristössä Download PDF

Info

Publication number
FI970784L
FI970784L FI970784A FI970784A FI970784L FI 970784 L FI970784 L FI 970784L FI 970784 A FI970784 A FI 970784A FI 970784 A FI970784 A FI 970784A FI 970784 L FI970784 L FI 970784L
Authority
FI
Finland
Prior art keywords
inter
flow control
process flow
multiprocessor environment
distributed multiprocessor
Prior art date
Application number
FI970784A
Other languages
English (en)
Swedish (sv)
Other versions
FI970784A7 (fi
FI970784A0 (fi
Inventor
Risto Tiainen
Jari Rautiainen
Pekka Tonteri
Original Assignee
Nokia Telecommunications Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Telecommunications Oy filed Critical Nokia Telecommunications Oy
Priority to FI970784A priority Critical patent/FI970784A7/fi
Publication of FI970784A0 publication Critical patent/FI970784A0/fi
Priority to AU61013/98A priority patent/AU6101398A/en
Priority to PCT/FI1998/000161 priority patent/WO1998038770A1/fi
Priority to EP98905431A priority patent/EP0963640A1/en
Priority to US09/367,147 priority patent/US6674722B1/en
Publication of FI970784L publication Critical patent/FI970784L/fi
Publication of FI970784A7 publication Critical patent/FI970784A7/fi

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L12/5602Bandwidth control in ATM Networks, e.g. leaky bucket
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478Provisions for broadband connections

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
FI970784A 1997-02-25 1997-02-25 Prosessien välinen vuonvalvonta hajautetussa moniprosessoriympäristössä FI970784A7 (fi)

Priority Applications (5)

Application Number Priority Date Filing Date Title
FI970784A FI970784A7 (fi) 1997-02-25 1997-02-25 Prosessien välinen vuonvalvonta hajautetussa moniprosessoriympäristössä
AU61013/98A AU6101398A (en) 1997-02-25 1998-02-24 Flow control between processors in a distributed multiprocessor enviroment
PCT/FI1998/000161 WO1998038770A1 (fi) 1997-02-25 1998-02-24 Flow control between processors in a distributed multiprocessor environment
EP98905431A EP0963640A1 (en) 1997-02-25 1998-02-24 Flow control between processors in a distributed multiprocessor enviroment
US09/367,147 US6674722B1 (en) 1997-02-25 1998-02-24 Processes in a distributed multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FI970784A FI970784A7 (fi) 1997-02-25 1997-02-25 Prosessien välinen vuonvalvonta hajautetussa moniprosessoriympäristössä

Publications (3)

Publication Number Publication Date
FI970784A0 FI970784A0 (fi) 1997-02-25
FI970784L true FI970784L (fi) 1998-08-26
FI970784A7 FI970784A7 (fi) 1998-08-26

Family

ID=8548275

Family Applications (1)

Application Number Title Priority Date Filing Date
FI970784A FI970784A7 (fi) 1997-02-25 1997-02-25 Prosessien välinen vuonvalvonta hajautetussa moniprosessoriympäristössä

Country Status (5)

Country Link
US (1) US6674722B1 (fi)
EP (1) EP0963640A1 (fi)
AU (1) AU6101398A (fi)
FI (1) FI970784A7 (fi)
WO (1) WO1998038770A1 (fi)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1264447A1 (en) * 2000-02-25 2002-12-11 TELEFONAKTIEBOLAGET L M ERICSSON (publ) Overload handling in a communications system
PL366000A1 (en) * 2000-08-08 2005-01-24 M.G.V.S.Ltd. Nucleic acid constructs, vascular cells transformed therewith, pharmaceutical compositions and methods utilizing same for inducing angiogenesis
US7213087B1 (en) * 2000-08-31 2007-05-01 Hewlett-Packard Development Company, L.P. Mechanism to control the allocation of an N-source shared buffer
DE10052929A1 (de) * 2000-10-25 2002-05-08 Alcatel Sa Verfahren und Vorrichtung (RNC) zum Steuern eines Funkzellenclusters bestehend aus mehreren Funkzellen eines Multistandard-Funknetzwerks
US9106479B1 (en) * 2003-07-10 2015-08-11 F5 Networks, Inc. System and method for managing network communications
TWI469404B (zh) * 2010-11-17 2015-01-11 Advanced Optoelectronic Tech 發光二極體模組
US9571408B2 (en) * 2015-03-04 2017-02-14 Oracle International Corporation Dynamic flow control using credit sharing

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4475192A (en) 1982-02-16 1984-10-02 At&T Bell Laboratories Data packet flow control scheme for switching networks
US4939724A (en) 1988-12-29 1990-07-03 Intel Corporation Cluster link interface for a local area network
US5453982A (en) 1994-08-29 1995-09-26 Hewlett-Packard Company Packet control procedure between a host processor and a peripheral unit
US5737535A (en) * 1995-06-07 1998-04-07 Emc Corporation Flow control circuit for networked communications system including arrangement for reducing overhead at the beginning of a communications session by enabling message transmission before receiving flow control information
US6236655B1 (en) * 1995-07-19 2001-05-22 Fujitsu Network Communications, Inc. Port and link identification
JP2929991B2 (ja) * 1996-01-29 1999-08-03 日本電気株式会社 最適化クレジット制御方法
US6078565A (en) * 1997-06-20 2000-06-20 Digital Equipment Corporation Method and apparatus to expand an on chip FIFO into local memory
US6032272A (en) * 1997-09-05 2000-02-29 Nokia Telecommunications, Oy Method and apparatus for performing packet based policing
US6167027A (en) * 1997-09-09 2000-12-26 Cisco Technology, Inc. Flow control technique for X.25 traffic in a high speed packet switching network
US6347337B1 (en) * 1999-01-08 2002-02-12 Intel Corporation Credit based flow control scheme over virtual interface architecture for system area networks

Also Published As

Publication number Publication date
AU6101398A (en) 1998-09-18
EP0963640A1 (en) 1999-12-15
FI970784A7 (fi) 1998-08-26
FI970784A0 (fi) 1997-02-25
US6674722B1 (en) 2004-01-06
WO1998038770A1 (fi) 1998-09-03

Similar Documents

Publication Publication Date Title
DE69835121D1 (de) Betriebsmittelsablaufsteuerung
DE69819347D1 (de) Bootstrap prozessorauswahl in einem multiprozessorsystem
ITNA960032A0 (it) Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati
DE69614585D1 (de) Durchflussregelvorrichtung
DE69822689D1 (de) Flüssigkeitssteuerungseinrichtung
DE69635808D1 (de) Durchflusssteuervorrichtung
DE69840204D1 (de) Flüssigkeitssteuerungseinrichtung
EP0975472A4 (en) THREE-DIMENSIONAL DATA STORAGE
DE59808463D1 (de) Bedienvorrichtung
DE59603019D1 (de) Leistungsregelung mit load-sensing
NO20002727D0 (no) Energiflytstyring
ATA70397A (de) Steuervorrichtung
DE59608475D1 (de) Fluidisches Steuerelement
DE69819610D1 (de) Verteiltes Verarbeitungstypensteuerungssystem
FR2763738B1 (fr) Dispositif de memoire flash composite
DE69601813D1 (de) Fehlertolerante Rechnervorrichtung
DE59811979D1 (de) Steuergerät
DE69819099D1 (de) Durchflussregler
DE69828195D1 (de) Arbeitseinrichtung mit niedriger luftfeuchtigkeit
FI970784A7 (fi) Prosessien välinen vuonvalvonta hajautetussa moniprosessoriympäristössä
DE69730472D1 (de) Knoten-zu-Knoten-Unterbrechungsmechanismus in einem Multiprozessorsystem
ID23427A (id) Organisasi memori komputer
DE69806775D1 (de) Betätigungseinrichtung
DE69814154D1 (de) Vakuumbetätigte steuerungseinrichtung
DE69608186D1 (de) Steuerungsprozessor