FI900768A - DISPLAY SYSTEM. - Google Patents
DISPLAY SYSTEM.Info
- Publication number
- FI900768A FI900768A FI900768A FI900768A FI900768A FI 900768 A FI900768 A FI 900768A FI 900768 A FI900768 A FI 900768A FI 900768 A FI900768 A FI 900768A FI 900768 A FI900768 A FI 900768A
- Authority
- FI
- Finland
- Prior art keywords
- control member
- display
- bus
- data transfer
- serial bus
- Prior art date
Links
Landscapes
- Pinball Game Machines (AREA)
- Digital Computer Display Output (AREA)
Abstract
The invention relates to a display system comprising a control member 1 and at least one separate display member 3, 4, 5, which latter communicates with the control member 1 via an asynchronous serial bus 6. In order to divide the series connection and serial bus of the control member between one or more mutually independent devices, the display system according to the invention is characterized in that the control member 1 also uses the same serial bus for other serial data transfer which is independent of the display members 3, 4, 5, and in that the said at least one display member 3, 4, 5, by means of a command, sent from the control member 1, for time consumed by the said other data transfer, can be put into inactive state, in which it monitors the data transfer on the bus 6 but does not respond thereto before receiving a predefined key code, which is longer than the codes normally transferred on the bus 6 and to which the display member responds by reverting to its normal operating state. <IMAGE>
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI900768A FI84523C (en) | 1990-02-15 | 1990-02-15 | Display System |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI900768A FI84523C (en) | 1990-02-15 | 1990-02-15 | Display System |
FI900768 | 1990-02-15 |
Publications (4)
Publication Number | Publication Date |
---|---|
FI900768A0 FI900768A0 (en) | 1990-02-15 |
FI900768A true FI900768A (en) | 1991-08-16 |
FI84523B FI84523B (en) | 1991-08-30 |
FI84523C FI84523C (en) | 1991-12-10 |
Family
ID=8529886
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FI900768A FI84523C (en) | 1990-02-15 | 1990-02-15 | Display System |
Country Status (1)
Country | Link |
---|---|
FI (1) | FI84523C (en) |
-
1990
- 1990-02-15 FI FI900768A patent/FI84523C/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
FI84523B (en) | 1991-08-30 |
FI900768A0 (en) | 1990-02-15 |
FI84523C (en) | 1991-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2349490A (en) | Memory module controller | |
GB2349965A (en) | Memory module including a memory module controller | |
EP0540206A3 (en) | Information handling apparatus allowing direct memory access | |
ATE164242T1 (en) | COMPUTER SYSTEM ADMINISTRATOR | |
EP1413946A3 (en) | Computer system having a reduced power control circuit | |
EP0061324A3 (en) | Computer memory management | |
EP0382358A3 (en) | Full address and odd boundary direct memory access controller | |
EP0388300A3 (en) | Controller for direct memory access | |
SE9904271L (en) | Display system | |
WO1998019243A3 (en) | Method and security system for processing a security critical activity | |
ATE136379T1 (en) | TRANSMISSION SYSTEM BETWEEN A COMPUTER DEVICE AND PERIPHERAL DEVICES | |
FI900768A (en) | DISPLAY SYSTEM. | |
EP0449154A3 (en) | Computer control system | |
EP0336756A3 (en) | Direct memory access controller | |
FR2598836B1 (en) | INTERMEDIATE DEVICE FOR INDEPENDENT CONNECTION TO A COMPUTER ASSEMBLY OF AUXILIARY MEMORY UNITS | |
JPS5489455A (en) | Control system | |
MY116919A (en) | System for switching between stand-by and wake-up states, of an information processing unit and of an analogue switch | |
JPS5493340A (en) | Duplex processing system | |
JPS57164318A (en) | Information processing system | |
JPS575160A (en) | Multiple computer system | |
JPS6451793A (en) | Telephone system | |
ATE181431T1 (en) | CONTROL SYSTEM | |
KR960009667B1 (en) | Common circuit for vesa local bus and isa bus | |
KR910013900A (en) | Memory map display of channel memory | |
GEP20002250B (en) | Integrated Circuit Controlled Transaction Management System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG | Patent granted |
Owner name: RAHA-AUTOMAATTIYHDISTYS |