FI115862B - Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite - Google Patents

Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite Download PDF

Info

Publication number
FI115862B
FI115862B FI20021982A FI20021982A FI115862B FI 115862 B FI115862 B FI 115862B FI 20021982 A FI20021982 A FI 20021982A FI 20021982 A FI20021982 A FI 20021982A FI 115862 B FI115862 B FI 115862B
Authority
FI
Finland
Prior art keywords
partial
pipeline
operations
multiplication
sub
Prior art date
Application number
FI20021982A
Other languages
English (en)
Finnish (fi)
Swedish (sv)
Other versions
FI20021982A0 (fi
FI20021982A (fi
Inventor
Petri Liuha
David Guevorkian
Aki Launiainen
Original Assignee
Nokia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Corp filed Critical Nokia Corp
Publication of FI20021982A0 publication Critical patent/FI20021982A0/fi
Priority to FI20021982A priority Critical patent/FI115862B/fi
Priority to PCT/FI2003/000821 priority patent/WO2004042554A1/en
Priority to KR1020057007987A priority patent/KR20050084681A/ko
Priority to CNA2003801083389A priority patent/CN1735857A/zh
Priority to TW092130871A priority patent/TWI235954B/zh
Priority to EP03772366A priority patent/EP1558994A1/en
Priority to AU2003279421A priority patent/AU2003279421A1/en
Priority to US10/703,154 priority patent/US7334011B2/en
Publication of FI20021982A publication Critical patent/FI20021982A/fi
Application granted granted Critical
Publication of FI115862B publication Critical patent/FI115862B/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Image Processing (AREA)
FI20021982A 2002-11-06 2002-11-06 Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite FI115862B (fi)

Priority Applications (8)

Application Number Priority Date Filing Date Title
FI20021982A FI115862B (fi) 2002-11-06 2002-11-06 Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite
TW092130871A TWI235954B (en) 2002-11-06 2003-11-05 Method and system for performing a multiplication operation and a device
KR1020057007987A KR20050084681A (ko) 2002-11-06 2003-11-05 승산 방법 및 시스템과 그 장치
CNA2003801083389A CN1735857A (zh) 2002-11-06 2003-11-05 用于完成乘法运算的方法、系统和设备
PCT/FI2003/000821 WO2004042554A1 (en) 2002-11-06 2003-11-05 Method and a system for performing a multiplication operation and a device
EP03772366A EP1558994A1 (en) 2002-11-06 2003-11-05 Method and a system for performing a multiplication operation and a device
AU2003279421A AU2003279421A1 (en) 2002-11-06 2003-11-05 Method and a system for performing a multiplication operation and a device
US10/703,154 US7334011B2 (en) 2002-11-06 2003-11-06 Method and system for performing a multiplication operation and a device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI20021982 2002-11-06
FI20021982A FI115862B (fi) 2002-11-06 2002-11-06 Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite

Publications (3)

Publication Number Publication Date
FI20021982A0 FI20021982A0 (fi) 2002-11-06
FI20021982A FI20021982A (fi) 2004-05-07
FI115862B true FI115862B (fi) 2005-07-29

Family

ID=8564891

Family Applications (1)

Application Number Title Priority Date Filing Date
FI20021982A FI115862B (fi) 2002-11-06 2002-11-06 Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite

Country Status (8)

Country Link
US (1) US7334011B2 (ko)
EP (1) EP1558994A1 (ko)
KR (1) KR20050084681A (ko)
CN (1) CN1735857A (ko)
AU (1) AU2003279421A1 (ko)
FI (1) FI115862B (ko)
TW (1) TWI235954B (ko)
WO (1) WO2004042554A1 (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080077647A1 (en) * 2006-09-06 2008-03-27 Fam Adly T Parameterized VLSI Architecture And Method For Binary Multipliers
EP3480710A1 (en) * 2017-11-03 2019-05-08 Nokia Technologies Oy Computer architectures and instructions for multiplication
CN108255463B (zh) * 2017-12-28 2020-12-22 深圳市紫光同创电子有限公司 一种数字逻辑运算方法、电路和fpga芯片
CN110399117B (zh) * 2019-07-31 2021-05-28 上海燧原智能科技有限公司 一种混合乘法加法处理方法及装置
US11270196B2 (en) 2019-10-15 2022-03-08 International Business Machines Corporation Multi-mode low-precision inner-product computation circuits for massively parallel neural inference engine
CN111596887B (zh) * 2020-05-22 2023-07-21 威高国科质谱医疗科技(天津)有限公司 一种基于可重构计算结构的内积计算方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5025408A (en) * 1989-07-31 1991-06-18 Shographics, Inc. Bit serial multiplier with parallel-in-serial-out carry and partial product shift registers
US4965762A (en) * 1989-09-15 1990-10-23 Motorola Inc. Mixed size radix recoded multiplier
US5150322A (en) * 1990-06-05 1992-09-22 Vlsi Technology, Inc. Mixed-radix serial/parallel multipliers
US5636155A (en) * 1993-04-27 1997-06-03 Matsushita Electric Industrial Co., Ltd. Arithmetic processor and arithmetic method
US5646877A (en) * 1995-05-25 1997-07-08 Texas Instruments Incorporated High radix multiplier architecture
US5729485A (en) * 1995-09-11 1998-03-17 Digital Equipment Corporation Fast determination of carry inputs from lower order product for radix-8 odd/even multiplier array
US5825680A (en) * 1996-06-21 1998-10-20 Digital Equipment Corporation Method and apparatus for performing fast division
US5761106A (en) * 1996-06-24 1998-06-02 Motorola, Inc. Horizontally pipelined multiplier circuit
JP3678512B2 (ja) * 1996-08-29 2005-08-03 富士通株式会社 乗算回路、該乗算回路を構成する加算回路、該乗算回路の部分積ビット圧縮方法、および、該乗算回路を適用した大規模半導体集積回路
US5875125A (en) * 1997-07-07 1999-02-23 International Business Machines Corporation X+2X adder with multi-bit generate/propagate circuit
US6173304B1 (en) * 1998-08-20 2001-01-09 Lucent Technologies, Inc. Joint optimization of modified-booth encoder and partial product generator
US6353843B1 (en) * 1999-10-08 2002-03-05 Sony Corporation Of Japan High performance universal multiplier circuit
ATE316668T1 (de) * 2001-12-14 2006-02-15 Koninkl Philips Electronics Nv Fliessbandkern in einem montgomery-multiplizierer

Also Published As

Publication number Publication date
FI20021982A0 (fi) 2002-11-06
US20040133618A1 (en) 2004-07-08
TWI235954B (en) 2005-07-11
AU2003279421A1 (en) 2004-06-07
CN1735857A (zh) 2006-02-15
WO2004042554A1 (en) 2004-05-21
TW200419445A (en) 2004-10-01
KR20050084681A (ko) 2005-08-26
US7334011B2 (en) 2008-02-19
FI20021982A (fi) 2004-05-07
EP1558994A1 (en) 2005-08-03

Similar Documents

Publication Publication Date Title
FI118612B (fi) Menetelmä ja järjestelmä laskuoperaatioiden suorittamiseksi ja laite
KR100715770B1 (ko) 연산을 수행하는 방법 및 시스템 및 장치
US6754805B1 (en) Method and apparatus for configurable multi-cell digital signal processing employing global parallel configuration
US6601077B1 (en) DSP unit for multi-level global accumulation
FI115862B (fi) Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite
Tyler et al. AltiVec/sup TM: bringing vector technology to the PowerPC/sup TM/processor family
Meher On efficient retiming of fixed-point circuits
Abdallah et al. On multimoduli residue number systems with moduli of forms r/sup a/, r/sup b/-1, r/sup c/+ 1
Jagadeesh et al. Design of Parallel Multiplier–Accumulator Based on Radix-4 Modified Booth Algorithm with SPST
US7607165B2 (en) Method and apparatus for multiplication and/or modular reduction processing
Kumar et al. Analysis of low power, area and high speed multipliers for DSP applications
Aggoun et al. Area-time efficient serial-serial multipliers
Belyaev et al. A high-perfomance multi-format simd multiplier for digital signal processors
US6401106B1 (en) Methods and apparatus for performing correlation operations
Mishra et al. MEGA-MAC: A Merged Accumulation based Approximate MAC Unit for Error Resilient Applications
Chen et al. Design methodology of a hardware-efficiency VLIW architecture with highly adaptable data path
Matutino et al. A compact and scalable rns architecture
Chen et al. An adaptive DSP processor for high-efficiency computing MPEG-4 video encoder
Hong et al. A novel radix-4 bit-level modular multiplier for fast RSA cryptosystem
Abinaya et al. Efficient fused MAC unit using multi-operand parallel prefix adder
Guevorkian et al. A radix-8 multiplier design and its extension for efficient implementation of imaging algorithms
Rose et al. Segmented Arithmetic Operators for Graphics Processing
Kalivas et al. Low-latency and high-efficiency bit serial-serial multipliers
SUREKHA et al. Pre Encoded Multipliers Based on Non Redundant Radix-4 Design Using Modified Wallace Scheme
Arunkumar et al. Efficient Implementation of Rom-Less FFT/IFFT Processor Using Fused Multiply and Add Unit

Legal Events

Date Code Title Description
FG Patent granted

Ref document number: 115862

Country of ref document: FI