ES548252A0 - Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores - Google Patents

Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores

Info

Publication number
ES548252A0
ES548252A0 ES548252A ES548252A ES548252A0 ES 548252 A0 ES548252 A0 ES 548252A0 ES 548252 A ES548252 A ES 548252A ES 548252 A ES548252 A ES 548252A ES 548252 A0 ES548252 A0 ES 548252A0
Authority
ES
Spain
Prior art keywords
conductors
levels
procedure
manufacture
printed connections
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES548252A
Other languages
English (en)
Other versions
ES8702105A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ISOLA WERKE AG
Original Assignee
ISOLA WERKE AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ISOLA WERKE AG filed Critical ISOLA WERKE AG
Publication of ES548252A0 publication Critical patent/ES548252A0/es
Publication of ES8702105A1 publication Critical patent/ES8702105A1/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4638—Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10598—Means for fastening a component, a casing or a heat sink whereby a pressure is exerted on the component towards the PCB

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
ES548252A 1984-10-30 1985-10-26 Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores Expired ES8702105A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19843439718 DE3439718A1 (de) 1984-10-30 1984-10-30 Verfahren zur herstellung von gedruckten schaltungen mit mehr als vier leitungsebenen

Publications (2)

Publication Number Publication Date
ES548252A0 true ES548252A0 (es) 1986-12-01
ES8702105A1 ES8702105A1 (es) 1986-12-01

Family

ID=6249121

Family Applications (1)

Application Number Title Priority Date Filing Date
ES548252A Expired ES8702105A1 (es) 1984-10-30 1985-10-26 Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores

Country Status (3)

Country Link
EP (1) EP0184627A1 (es)
DE (1) DE3439718A1 (es)
ES (1) ES8702105A1 (es)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4029970A1 (de) * 1990-09-21 1992-04-02 Siemens Nixdorf Inf Syst Verfahren zum verpressen von mehrlagenleiterplatten
ITMO20030200A1 (it) * 2003-07-10 2005-01-11 Nuova Laelvi S R L Procedimento di assemblaggio di un circuito stampato
CN117998771B (zh) * 2024-04-07 2024-07-05 四川托璞勒科技股份有限公司 一种电路板用叠板台

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4064357A (en) * 1975-12-02 1977-12-20 Teledyne Electro-Mechanisms Interconnected printed circuits and method of connecting them
JPS5382170A (en) * 1976-12-28 1978-07-20 Ngk Insulators Ltd Method of producing coupled type ic ceramic package
DE3240754A1 (de) * 1981-11-06 1983-05-19 Sumitomo Bakelite Co. Ltd., Tokyo Gedruckte schaltung mit mehreren schichten und verfahren zu deren herstellung

Also Published As

Publication number Publication date
EP0184627A1 (de) 1986-06-18
DE3439718A1 (de) 1986-04-30
ES8702105A1 (es) 1986-12-01

Similar Documents

Publication Publication Date Title
ES546172A0 (es) Procedimiento para la fabricacion de tableros sinteticos
ES542596A0 (es) Procedimiento para la fabricacion de organo-arcillas
ES539781A0 (es) Procedimiento para la obtencion de 5-amino-fenil-pirazoles sustituidos
ES555050A0 (es) Procedimiento para la obtencion de aril-ciclopropil-oxiranos
ES540984A0 (es) Procedimiento para la produccion de imagenes
ES540048A0 (es) Procedimiento para la fabricacion de derivados de azolil ci-cloalcanol
ES547951A0 (es) Procedimiento para la preparacion de nuevas benzoilfenilu- reas
ES544341A0 (es) Procedimiento para la obtencion de heteroariloxiacetamidas
ES546360A0 (es) Procedimiento para la obtencion de poli-hidro piridazo dia- cepinas triacepinas o diazocinas
ES557428A0 (es) Procedimiento para la fabricacion de derivados nucleosidos
ES547924A0 (es) Procedimiento para la preparacion de bencileteres sustitui- dos
ES548051A0 (es) Procedimiento para la preparacion de salicilatos metalicos
MX162421A (es) Procedimiento para la preparacion de n-acilfenilalaninas
ES541906A0 (es) Procedimiento para la preparacion de glicidiloxidicetonas
ES542071A0 (es) Procedimiento para la preparacion de ergolinas
ES537819A0 (es) Procedimiento para anchoar
ES549140A0 (es) Procedimiento de preparacion de p-aminofenoles
ES548252A0 (es) Procedimiento para la fabricacion de conexiones impresas conmas de cuatro niveles conductores
ES531159A0 (es) Procedimiento para la preparacion de aminociclotiadiazinas
ES545081A0 (es) Procedimiento para la obtencion de acidos quinolona- o bien naftiridona-carboxilicos
ES554606A0 (es) Procedimiento para la obtencion de piridiletil-dihidropiridinas
ES546681A0 (es) Procedimiento para la obtencion de fenilsulfonilazoles sus- tituidos
TR22466A (tr) Bir alkalifosfat coezeltisinin hazirlanmasina mahsus usul
ES540412A0 (es) Procedimiento para la obtencion de oxiranos sustituidos
MX7420E (es) Procedimiento para la preparacion de carbamoil-lactama-n-substituida

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970303