ES547190A0 - Un circuito hibrido digital - Google Patents
Un circuito hibrido digitalInfo
- Publication number
- ES547190A0 ES547190A0 ES547190A ES547190A ES547190A0 ES 547190 A0 ES547190 A0 ES 547190A0 ES 547190 A ES547190 A ES 547190A ES 547190 A ES547190 A ES 547190A ES 547190 A0 ES547190 A0 ES 547190A0
- Authority
- ES
- Spain
- Prior art keywords
- hybrid circuit
- digital hybrid
- digital
- circuit
- hybrid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
- H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers
- H04B3/237—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers using two adaptive filters, e.g. for near end and for end echo cancelling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
- H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers
- H04B3/231—Echo cancellers using readout of a memory to provide the echo replica
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Interface Circuits In Exchanges (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US65374384A | 1984-09-21 | 1984-09-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
ES8704057A1 ES8704057A1 (es) | 1987-02-16 |
ES547190A0 true ES547190A0 (es) | 1987-02-16 |
Family
ID=24622141
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES547190A Expired ES8704057A1 (es) | 1984-09-21 | 1985-09-20 | Un circuito hibrido digital |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU4695485A (es) |
ES (1) | ES8704057A1 (es) |
GB (1) | GB2164828A (es) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0231854B1 (de) * | 1986-01-30 | 1991-04-03 | Siemens Aktiengesellschaft | Echokompensator |
NL8701633A (nl) * | 1987-07-10 | 1989-02-01 | Philips Nv | Digitale echocompensator. |
WO1995031052A1 (fr) * | 1994-05-06 | 1995-11-16 | Ntt Mobile Communications Network Inc. | Compensateur d'echos et procede d'estimation de la trajectoire de l'echo |
SE505150C3 (sv) * | 1995-10-18 | 1997-08-04 | Ericsson Telefon Ab L M | Adaptivt ekoslaeckningsfoerfarande av dubbelfiltertyp |
FI104524B (fi) * | 1997-04-18 | 2000-02-15 | Nokia Mobile Phones Ltd | Kaiunpoistojärjestelmä ja -menetelmä sekä matkaviestin |
US6999509B2 (en) | 2001-08-08 | 2006-02-14 | Octasic Inc. | Method and apparatus for generating a set of filter coefficients for a time updated adaptive filter |
US6970896B2 (en) * | 2001-08-08 | 2005-11-29 | Octasic Inc. | Method and apparatus for generating a set of filter coefficients |
US6965640B2 (en) | 2001-08-08 | 2005-11-15 | Octasic Inc. | Method and apparatus for generating a set of filter coefficients providing adaptive noise reduction |
US6957240B2 (en) | 2001-08-08 | 2005-10-18 | Octasic Inc. | Method and apparatus for providing an error characterization estimate of an impulse response derived using least squares |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3787645A (en) * | 1971-05-19 | 1974-01-22 | Nippon Electric Co | Echo canceller having two echo path models |
-
1985
- 1985-09-02 AU AU46954/85A patent/AU4695485A/en not_active Abandoned
- 1985-09-18 GB GB08523031A patent/GB2164828A/en not_active Withdrawn
- 1985-09-20 ES ES547190A patent/ES8704057A1/es not_active Expired
Also Published As
Publication number | Publication date |
---|---|
GB2164828A (en) | 1986-03-26 |
ES8704057A1 (es) | 1987-02-16 |
GB8523031D0 (en) | 1985-10-23 |
AU4695485A (en) | 1986-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES297001Y (es) | Un disyuntor de circuito | |
EP0098051A3 (en) | A plastics-encapsulated circuit element | |
ES548775A0 (es) | Un disyuntor de circuito | |
IT1163171B (it) | Sedia a rotelle | |
DK405383A (da) | A/d omsaetter | |
FR2525363B1 (fr) | Circuit integre comportant un convertisseur de tension-courant | |
FI831729L (fi) | A/d-omformare av flash-typ med liten ingaongsbelastning | |
ES526325A0 (es) | Un estarcido | |
DE3273172D1 (en) | A level converter circuit | |
IT1156136B (it) | Circuito demultiplatore | |
ES538177A0 (es) | Un depurador | |
ES547190A0 (es) | Un circuito hibrido digital | |
FR2569073B1 (fr) | Magnetoscope numerique | |
BR8205190A (pt) | Circuito sincronizador-supervisor | |
BR8504840A (pt) | Circuito de pre-acentuacao | |
IT1180736B (it) | Dispositivo a circuito ibrido | |
BE892966A (fr) | Separateur a monohydrocyclones | |
NO820066L (no) | Kretsavbrytersystem | |
DE3364218D1 (en) | A digital circuit | |
IT1198279B (it) | Circuito elettrico per un autoveicolo | |
GB2114514B (en) | A reading aid | |
GB2121135B (en) | A connection element | |
GB2155223B (en) | A circuit | |
ES547346A0 (es) | Circuito integrado | |
IT8220523A0 (it) | Circuito a flip-flop. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 20031001 |