ES444381A1 - Un circuito almacenador de canal de datos digitales para transmision y recepcion. - Google Patents

Un circuito almacenador de canal de datos digitales para transmision y recepcion.

Info

Publication number
ES444381A1
ES444381A1 ES444381A ES444381A ES444381A1 ES 444381 A1 ES444381 A1 ES 444381A1 ES 444381 A ES444381 A ES 444381A ES 444381 A ES444381 A ES 444381A ES 444381 A1 ES444381 A1 ES 444381A1
Authority
ES
Spain
Prior art keywords
transmit
under control
receive
counter
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES444381A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Spain SA
Original Assignee
Alcatel Espana SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Espana SA filed Critical Alcatel Espana SA
Publication of ES444381A1 publication Critical patent/ES444381A1/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/22—Arrangements affording multiple use of the transmission path using time-division multiplexing
    • H04L5/24—Arrangements affording multiple use of the transmission path using time-division multiplexing with start-stop synchronous converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
ES444381A 1975-01-16 1976-01-16 Un circuito almacenador de canal de datos digitales para transmision y recepcion. Expired ES444381A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US54155875A 1975-01-16 1975-01-16

Publications (1)

Publication Number Publication Date
ES444381A1 true ES444381A1 (es) 1977-12-16

Family

ID=24160095

Family Applications (1)

Application Number Title Priority Date Filing Date
ES444381A Expired ES444381A1 (es) 1975-01-16 1976-01-16 Un circuito almacenador de canal de datos digitales para transmision y recepcion.

Country Status (2)

Country Link
US (1) US4086436A (es)
ES (1) ES444381A1 (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4347620A (en) * 1980-09-16 1982-08-31 Northern Telecom Limited Method of and apparatus for regenerating a signal frequency in a digital signal transmission system
US4661966A (en) * 1985-09-17 1987-04-28 T-Bar Incorporated Method and apparatus for adjusting transmission rates in data channels for use in switching systems
NL8503250A (nl) * 1985-11-26 1987-06-16 Philips Nv Bewakingsschakeling voor een niet-gecodeerde binaire bitstroom.
CA1262173A (en) * 1986-05-29 1989-10-03 James Angus Mceachern Synchronization of asynchronous data signals
US7620038B1 (en) * 2003-07-16 2009-11-17 Starent Networks, Corp. Using hot swap logic in a communication system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3569631A (en) * 1968-05-07 1971-03-09 Bell Telephone Labor Inc Pcm network synchronization
US3663760A (en) * 1970-07-08 1972-05-16 Western Union Telegraph Co Method and apparatus for time division multiplex transmission of binary data
US3873773A (en) * 1971-10-26 1975-03-25 Martin Marietta Corp Forward bit count integrity detection and correction technique for asynchronous systems
US3868481A (en) * 1973-08-22 1975-02-25 Rca Corp Trunk formatter

Also Published As

Publication number Publication date
US4086436A (en) 1978-04-25

Similar Documents

Publication Publication Date Title
GB1372907A (en) Digital data transfer systems
GB1396923A (en) Data communication system
ES444381A1 (es) Un circuito almacenador de canal de datos digitales para transmision y recepcion.
BG33890A3 (en) Apparatus for correction the phase of digital signals for recording and reading
JPS51147225A (en) Semiconductor memory
GB985002A (en) Recording system
GB1294281A (en) Improvements in or relating to digital encoding systems
ES447308A1 (es) Un modem de canal de datos digitales para transmision y re- cepcion.
AU461094B2 (en) Serial gray-to-binary translator with clock transition timing
FR2316700A1 (fr) Association de circuits pour la verification du transfert dans les memoires numeriques
GB979701A (en) Skew correction buffer
GB931386A (en) Electrical decoding apparatus
JPS5354935A (en) Information converting device
ES428643A1 (es) Mejoras en los multiplexores digitales asincronicos.
GB1363574A (en) Data recording and replay systems
JPS538542A (en) Shifter circuit
JPS5214323A (en) Shift register data transfer control system
GB841508A (en) Data processing control system
FR2304146A1 (fr) Dispositif de transfert d'un groupe de bits d'un premier train vers un second train homochrone
GB892272A (en) Improvements in or relating to staticizers for binary coded digital information
SU678512A1 (ru) Устройство дл воспроизведени цифровой информации
JPS5629892A (en) Clear control circuit
JPS5359407A (en) Information memory processor
JPS5592056A (en) Multiple line monitor system
JPS553265A (en) Reception timing device for digital code

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970612