ES425738A1 - Un circuito de abonado en multiples por division de tiempo. - Google Patents

Un circuito de abonado en multiples por division de tiempo.

Info

Publication number
ES425738A1
ES425738A1 ES425738A ES425738A ES425738A1 ES 425738 A1 ES425738 A1 ES 425738A1 ES 425738 A ES425738 A ES 425738A ES 425738 A ES425738 A ES 425738A ES 425738 A1 ES425738 A1 ES 425738A1
Authority
ES
Spain
Prior art keywords
flip
counter
signals
subscriber circuit
flop devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES425738A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Spain SA
Original Assignee
Alcatel Espana SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Espana SA filed Critical Alcatel Espana SA
Publication of ES425738A1 publication Critical patent/ES425738A1/es
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/50Circuit switching systems, i.e. systems in which the path is physically permanent during the communication
    • H04L12/52Circuit switching systems, i.e. systems in which the path is physically permanent during the communication using time division techniques
    • H04L12/525Circuit switching systems, i.e. systems in which the path is physically permanent during the communication using time division techniques involving a stored program control
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00Arrangements affording multiple use of the transmission path
    • H04L5/22Arrangements affording multiple use of the transmission path using time-division multiplexing
    • H04L5/24Arrangements affording multiple use of the transmission path using time-division multiplexing with start-stop synchronous converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
ES425738A 1973-04-27 1974-04-27 Un circuito de abonado en multiples por division de tiempo. Expired ES425738A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19732321469 DE2321469B2 (de) 1973-04-27 1973-04-27 Zeitmultiplex teilnehmerschaltung

Publications (1)

Publication Number Publication Date
ES425738A1 true ES425738A1 (es) 1976-06-16

Family

ID=5879501

Family Applications (1)

Application Number Title Priority Date Filing Date
ES425738A Expired ES425738A1 (es) 1973-04-27 1974-04-27 Un circuito de abonado en multiples por division de tiempo.

Country Status (8)

Country Link
US (1) US3894184A (es)
CH (1) CH571293A5 (es)
DE (1) DE2321469B2 (es)
ES (1) ES425738A1 (es)
GB (1) GB1454665A (es)
IT (1) IT1010029B (es)
NL (1) NL7405408A (es)
SE (1) SE391618B (es)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5434563B2 (es) * 1974-07-04 1979-10-27
NL7806505A (nl) * 1978-06-16 1979-12-18 Philips Nv Inrichting voor het omzetten van start-stopsignalen in een isochroon signaal.

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1313820A (fr) * 1961-10-25 1963-01-04 Dispositif de réception d'une modulation télégraphique rythmique permettant notamment le multiplexage de modulations télégraphiques arythmiques
US3502808A (en) * 1965-12-27 1970-03-24 Itt Data exchange compatible with dial switching centers
US3633164A (en) * 1969-11-28 1972-01-04 Burroughs Corp Data communication system for servicing two different types of remote terminal units over a single transmission line

Also Published As

Publication number Publication date
SE391618B (sv) 1977-02-21
IT1010029B (it) 1977-01-10
DE2321469A1 (de) 1974-11-14
AU6808674A (en) 1975-10-23
CH571293A5 (es) 1975-12-31
US3894184A (en) 1975-07-08
GB1454665A (en) 1976-11-03
DE2321469B2 (de) 1976-02-05
NL7405408A (es) 1974-10-29

Similar Documents

Publication Publication Date Title
SE8003302L (sv) Anordning for tidmultiplex dataoverforing
GB1412779A (en) Frequency adjustment of timekeepers
GB1195899A (en) Improvements in or relating to Synchronising Arrangements in Digital Communications Systems.
GB1256199A (en) Frequency to direct current converter
GB1360859A (en) Data communications systems
GB1265530A (es)
ES425738A1 (es) Un circuito de abonado en multiples por division de tiempo.
ES394440A1 (es) Sistema de sincronizacion de cuadro.
GB1169798A (en) Synchronization Monitor Apparatus
GB1074027A (en) Signal detection system
JPS5441602A (en) Loop type data delivery system
JPS5461406A (en) Pulse delivery system
JPS5548277B2 (es)
JPS547816A (en) Phase synchronous system
ES402247A1 (es) Perfeccionamientos en generadores de impulsos de fases mul-tiples sensibles a la frecuencia.
ES428221A1 (es) Un conjunto de control para sincronizar computadores que controlan mallas de conmutacion.
ES371200A1 (es) Un aparato de senales de impulso.
GB1169914A (en) Facsimile System
JPS52113146A (en) Synchronous system
JPS57162894A (en) Clock pulse reproducing circuit
JPS5242302A (en) Inter-call system
JPS5440022A (en) Synchronizing device for digital communication system
JPS5229158A (en) Synchronous device of ring counter
CA812382A (en) Multistable circuit arrangements responsive to clock pulses (jk flip-flops)
JPS5412617A (en) Frame synchronizing circuit