ES2188418B1 - Metodo para analisis y test funcional de circuito digitales de gran dimension mediante emuladores hardware. - Google Patents

Metodo para analisis y test funcional de circuito digitales de gran dimension mediante emuladores hardware.

Info

Publication number
ES2188418B1
ES2188418B1 ES200102683A ES200102683A ES2188418B1 ES 2188418 B1 ES2188418 B1 ES 2188418B1 ES 200102683 A ES200102683 A ES 200102683A ES 200102683 A ES200102683 A ES 200102683A ES 2188418 B1 ES2188418 B1 ES 2188418B1
Authority
ES
Spain
Prior art keywords
analysis
digital circuit
monitor
events
hardware emulators
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
ES200102683A
Other languages
English (en)
Other versions
ES2188418A1 (es
Inventor
Miguel Aguirre Echanove
Jonathan Tombs
Antonio Torralba Silgado
Leopoldo Garcia Franquelo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Universidad de Sevilla
Original Assignee
Universidad de Sevilla
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Universidad de Sevilla filed Critical Universidad de Sevilla
Priority to ES200102683A priority Critical patent/ES2188418B1/es
Priority to US10/497,421 priority patent/US20040268192A1/en
Priority to EP02795299A priority patent/EP1462962A1/en
Priority to PCT/ES2002/000571 priority patent/WO2003046773A1/es
Priority to AU2002360108A priority patent/AU2002360108A1/en
Publication of ES2188418A1 publication Critical patent/ES2188418A1/es
Application granted granted Critical
Publication of ES2188418B1 publication Critical patent/ES2188418B1/es
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318307—Generation of test inputs, e.g. test vectors, patterns or sequences computer-aided, e.g. automatic test program generator [ATPG], program translations, test program debugging
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
    • G01R31/31835—Analysis of test coverage or failure detectability
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318364—Generation of test inputs, e.g. test vectors, patterns or sequences as a result of hardware simulation, e.g. in an HDL environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

Método para análisis y test funcional de circuito digitales de gran dimensión mediante emuladores HARDWARE. Parte de un número indefinido de eventos o condiciones (1), (1'')... (1n ), respectivos circuitos detectores (2), (2'')... (2n), actuantes en combinación con un detector de flanco (3), que recibe información del pad externo de reactivación (4), y con la colaboración de un pad externo (5) de control, del sistema, es posible vigilar tanto eventos deterministas como eventos temporales, concretamente vigilar una condición determinista en tiempo de ejecución, vigilar una condición temporal en tiempo de ejecución, generar una señal o bandera que registre el evento, cualquiera que sea su naturaleza, congelar el circuito para facilitar su análisis desde un sistema gráfico o similar, y comunicar al sistema que se ha producido un evento e identificar cuál de los eventos programados se ha producido.
ES200102683A 2001-11-29 2001-11-29 Metodo para analisis y test funcional de circuito digitales de gran dimension mediante emuladores hardware. Expired - Fee Related ES2188418B1 (es)

Priority Applications (5)

Application Number Priority Date Filing Date Title
ES200102683A ES2188418B1 (es) 2001-11-29 2001-11-29 Metodo para analisis y test funcional de circuito digitales de gran dimension mediante emuladores hardware.
US10/497,421 US20040268192A1 (en) 2001-11-29 2002-11-29 Method and circuitry for the functional testing and analysis of large digital circuits using hardware emulators
EP02795299A EP1462962A1 (en) 2001-11-29 2002-11-29 Method and circuitry for the functional testing and analysis of large digital circuits using hardware emulators
PCT/ES2002/000571 WO2003046773A1 (es) 2001-11-29 2002-11-29 Metodo y circuteria para analisis y test funcional de circuitos digitales de gran dimension mediante emuladores hardware
AU2002360108A AU2002360108A1 (en) 2001-11-29 2002-11-29 Method and circuitry for the functional testing and analysis of large digital circuits using hardware emulators

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES200102683A ES2188418B1 (es) 2001-11-29 2001-11-29 Metodo para analisis y test funcional de circuito digitales de gran dimension mediante emuladores hardware.

Publications (2)

Publication Number Publication Date
ES2188418A1 ES2188418A1 (es) 2003-06-16
ES2188418B1 true ES2188418B1 (es) 2004-11-16

Family

ID=8499637

Family Applications (1)

Application Number Title Priority Date Filing Date
ES200102683A Expired - Fee Related ES2188418B1 (es) 2001-11-29 2001-11-29 Metodo para analisis y test funcional de circuito digitales de gran dimension mediante emuladores hardware.

Country Status (5)

Country Link
US (1) US20040268192A1 (es)
EP (1) EP1462962A1 (es)
AU (1) AU2002360108A1 (es)
ES (1) ES2188418B1 (es)
WO (1) WO2003046773A1 (es)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3500633B2 (ja) * 1992-02-07 2004-02-23 セイコーエプソン株式会社 マイクロエレクトロニクス・デバイスのエミュレーション方法及びエミュレーション装置並びにシミュレーション装置
US5937179A (en) * 1995-12-14 1999-08-10 Texas Instruments Incorporated Integrated circuit design system with shared hardware accelerator and processes of designing integrated circuits
US5841967A (en) * 1996-10-17 1998-11-24 Quickturn Design Systems, Inc. Method and apparatus for design verification using emulation and simulation
US5946472A (en) * 1996-10-31 1999-08-31 International Business Machines Corporation Apparatus and method for performing behavioral modeling in hardware emulation and simulation environments
US6212491B1 (en) * 1998-11-09 2001-04-03 International Business Machines Corporation Automatic adjustment for counting instrumentation
US6298452B1 (en) * 1999-02-05 2001-10-02 Hewlett-Packard Company Hardware test coverage using inter-chip event filtering in multi-chip simulations

Also Published As

Publication number Publication date
US20040268192A1 (en) 2004-12-30
ES2188418A1 (es) 2003-06-16
AU2002360108A1 (en) 2003-06-10
EP1462962A1 (en) 2004-09-29
WO2003046773A1 (es) 2003-06-05

Similar Documents

Publication Publication Date Title
ATE244545T1 (de) Bandage mit komponenten zur datenerfassung
BR0215800A (pt) Sistema e método de monitoramento ambiental
ES2069602T3 (es) Clavo centro-medular de alargamiento progresivo.
ATE447358T1 (de) Vorwarnung und vorhersage eines epileptischen anfalls
DE60313925D1 (de) System zur Überwachung einer Umgebung
MY144965A (en) Methods and systems for operating a logical sensor network
ES2168778T3 (es) Formacion de una señal de informacion con forma de filigrana.
BRPI0409215A (pt) aparelho de segurança para uso com uma unidade de monitoração, sistema de segurança e método de prevenir a violação de um contêiner munido de pelo menos uma tranca
PT712558E (pt) Promocao da utilizacao de um dispositivo portatil de monitorizacao/gravacao de audiencias
HK1046045B (zh) 在一個多線程處理器內中止一個計時訊號的方法及裝置
DE3768030D1 (de) Alarm-plakette.
ATE306084T1 (de) Verfahren und vorrichtung zum verfolgen von hardwarezustanden mit dynamischen rekonfigurierbaren testschaltungen
DE60004365D1 (de) System und verfahren zur überwachung von einem verteilten fehlertoleranten rechnersystem
Wyllie et al. Routine laboratory monitoring for serious adverse effects of antiepileptic medications: the controversy
DE60213836D1 (de) Überwachungssystem, fahrzeugüberwachungsvorrichtung, überwachungsverfahren, überwachungsprogramm, dieses enthaltendes rechnerlesbares aufzeichnungsmedium
ES2187487T3 (es) Estructura de datos de señales de imagen, procedimiento de codificacion de imagenes y procedimiento de docdificacion de imagenes.
DE60043615D1 (de) NICHT-INVASIVES SYSTEM UND VERFAHREN ZUR DIAGNOSTIZIERUNG VON MöGLICHEN FEHLERN IN BAUGRUPPEN VON ANLAGEN ZUR HALBLEITERHERSTELLUNG
FI990102A0 (fi) Ohjattu tietoverkon toipuminen virhetilanteessa
AR038475A1 (es) Un sistema radiologico para analizar un articulo absorbente, un soporte para sostener dicho articulo absorbente y el metodo para analizar dicho articulo absorbente
ES2188418B1 (es) Metodo para analisis y test funcional de circuito digitales de gran dimension mediante emuladores hardware.
DE50308117D1 (de) Diagnosesystem für mindestens eine technische anlage
ES2912752T3 (es) Sistema y método para la depuración remota de un dispositivo
DE69929924D1 (de) Geschäftsführungsverfahren und -vorrichtung für Verkaufsstellen
GB2426091A (en) Processor and method for supporting complier directed multithreading management
DK1400940T3 (da) Faremeldesystem

Legal Events

Date Code Title Description
EC2A Search report published

Date of ref document: 20030616

Kind code of ref document: A1

FG2A Definitive protection

Ref document number: 2188418B1

Country of ref document: ES

FD2A Announcement of lapse in spain

Effective date: 20220304