ES2147306T3 - Un sistema de memoria expandida con arquitectura harvard. - Google Patents

Un sistema de memoria expandida con arquitectura harvard.

Info

Publication number
ES2147306T3
ES2147306T3 ES95938788T ES95938788T ES2147306T3 ES 2147306 T3 ES2147306 T3 ES 2147306T3 ES 95938788 T ES95938788 T ES 95938788T ES 95938788 T ES95938788 T ES 95938788T ES 2147306 T3 ES2147306 T3 ES 2147306T3
Authority
ES
Spain
Prior art keywords
store
address
storage
contained
addresses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES95938788T
Other languages
English (en)
Inventor
Edward R Sederlund
Robert J Lindesmith
Larry A Root
Wayne P Dupree
Lowell V Thomas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dow Chemical Co
Original Assignee
Dow Chemical Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dow Chemical Co filed Critical Dow Chemical Co
Application granted granted Critical
Publication of ES2147306T3 publication Critical patent/ES2147306T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839—Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7842—Architectures of general purpose stored program computers comprising a single central processing unit with memory on one IC chip (single chip microcontrollers)
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
  • Bus Control (AREA)

Abstract

UN SISTEMA DE MEMORIA CON ARQUITECTURA HARVARD EXTENDIDA PERMITE UN ALMACEN DE LOS PUERTOS SE CARACTERICE POR CONTENER UNA SECUENCIA ORDENADA DE DIRECCIONES DE MEMORIA DE PROGRAMAS, Y UN ALMACEN DE VALORES PARA CONTENER UNA SERIE DE CONJUNTOS DE VALORES DE DATOS RELACIONADOS. CADA UNA DE LAS DIRECCIONES CONTENIDAS EN EL ALMACEN DE DIRECCIONES SE ASOCIA CON UN CONJUNTO DISTINTO DE INSTRUCCIONES, COMO, POR EJEMPLO, UNA SUBRUTINA CONTENIDA EN LA MEMORIA DEL PROGRAMA. EL ALMACEN DE DIRECCIONES PUEDE CONTENER TAMBIEN LA DIRECCION DE UNO O MAS ARGUMENTOS DE INSTRUCCIONES QUE, A SU VEZ, ESTAN CONTENIDOS EN EL ALMACEN DE VALORES O EN UNA MEMORIA DE DATOS SEPARADA. EL ALMACEN DE DIRECCIONES Y EL ALMACEN DE VALORES ESTAN CONECTADOS, PREFERIBLEMENTE, CON LA MISMA RUTA DE COMUNICACION DE DATOS QUE ES UTILIZADA POR LA MEMORIA DE DATOS DEL ORDENADOR. EL ALMACEN DE VALORES INCLUYE TAMBIEN UNA INTERFAZ LOGICA PARA PERMITIR QUE UNA PLURALIDAD DE AUMENTOS DE DIRECCIONES DIFERENTES SEA SELECCIONADA PROGRAMABLEMENTE.
ES95938788T 1994-10-06 1995-10-05 Un sistema de memoria expandida con arquitectura harvard. Expired - Lifetime ES2147306T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/319,453 US5555424A (en) 1994-10-06 1994-10-06 Extended Harvard architecture computer memory system with programmable variable address increment

Publications (1)

Publication Number Publication Date
ES2147306T3 true ES2147306T3 (es) 2000-09-01

Family

ID=23242298

Family Applications (1)

Application Number Title Priority Date Filing Date
ES95938788T Expired - Lifetime ES2147306T3 (es) 1994-10-06 1995-10-05 Un sistema de memoria expandida con arquitectura harvard.

Country Status (9)

Country Link
US (1) US5555424A (es)
EP (1) EP0784822B1 (es)
JP (1) JPH10507288A (es)
KR (1) KR970706541A (es)
CA (1) CA2200609A1 (es)
DE (1) DE69516888T2 (es)
ES (1) ES2147306T3 (es)
MX (1) MX9702495A (es)
WO (1) WO1996011443A1 (es)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6163836A (en) * 1997-08-01 2000-12-19 Micron Technology, Inc. Processor with programmable addressing modes
US6748451B2 (en) 1998-05-26 2004-06-08 Dow Global Technologies Inc. Distributed computing environment using real-time scheduling logic and time deterministic architecture
US6647301B1 (en) 1999-04-22 2003-11-11 Dow Global Technologies Inc. Process control system with integrated safety control system
US7003475B1 (en) 1999-05-07 2006-02-21 Medcohealth Solutions, Inc. Computer implemented resource allocation model and process to dynamically and optimally schedule an arbitrary number of resources subject to an arbitrary number of constraints in the managed care, health care and/or pharmacy industry
KR100496856B1 (ko) * 1999-05-20 2005-06-22 삼성전자주식회사 어드레스 확장이 가능한 데이터 처리 시스템
KR20010053658A (ko) * 1999-12-01 2001-07-02 윤종용 메모리의 영역 관리 방법
KR100391154B1 (ko) * 2001-05-14 2003-07-12 삼성전자주식회사 불휘발성 반도체 메모리 장치의 프로그램 방법 및 장치
US7007172B2 (en) * 2001-06-01 2006-02-28 Microchip Technology Incorporated Modified Harvard architecture processor having data memory space mapped to program memory space with erroneous execution protection
US7032082B1 (en) * 2001-08-31 2006-04-18 Juniper Networks, Inc. Centralized memory allocation with write pointer drift correction
US7027062B2 (en) * 2004-02-27 2006-04-11 Nvidia Corporation Register based queuing for texture requests
US8698823B2 (en) 2009-04-08 2014-04-15 Nvidia Corporation System and method for deadlock-free pipelining
US8560807B2 (en) 2011-12-14 2013-10-15 International Business Machines Corporation Accessing a logic device through a serial interface

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3626374A (en) * 1970-02-10 1971-12-07 Bell Telephone Labor Inc High-speed data-directed information processing system characterized by a plural-module byte-organized memory unit
DE2028931B2 (de) * 1970-06-12 1972-12-21 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Digitale rechenmaschine mit mehreren akkumulatorregistern
US3794980A (en) * 1971-04-21 1974-02-26 Cogar Corp Apparatus and method for controlling sequential execution of instructions and nesting of subroutines in a data processor
US3905023A (en) * 1973-08-15 1975-09-09 Burroughs Corp Large scale multi-level information processing system employing improved failsaft techniques
US4493020A (en) * 1980-05-06 1985-01-08 Burroughs Corporation Microprogrammed digital data processor employing microinstruction tasking and dynamic register allocation
US4587632A (en) * 1980-05-27 1986-05-06 At&T Bell Laboratories Lookahead stack oriented computer
US4430708A (en) * 1981-05-22 1984-02-07 Burroughs Corporation Digital computer for executing instructions in three time-multiplexed portions
JPS5884308A (ja) * 1981-11-16 1983-05-20 Toshiba Mach Co Ltd プログラマブルシーケンスコントローラの制御装置
US4608634A (en) * 1982-02-22 1986-08-26 Texas Instruments Incorporated Microcomputer with offset in store-accumulator operations
US4494187A (en) * 1982-02-22 1985-01-15 Texas Instruments Incorporated Microcomputer with high speed program memory
FR2525127A1 (fr) * 1982-04-15 1983-10-21 Fustier Guy Dispositif de classement d'objets manutentionnes
US5081573A (en) * 1984-12-03 1992-01-14 Floating Point Systems, Inc. Parallel processing system
US4791550A (en) * 1985-02-13 1988-12-13 Rational Higher order language-directed computer
GB2174517B (en) * 1985-03-23 1990-01-10 Burr Brown Ltd Apparatus and method for utilizing an auxiliary data memory unit in a data processing system having separate program and data memory units
US4918586A (en) * 1985-07-31 1990-04-17 Ricoh Company, Ltd. Extended memory device with instruction read from first control store containing information for accessing second control store
US4748439A (en) * 1985-08-13 1988-05-31 Fairchild Semiconductor Corporation Memory apparatus and method for retrieving sequences of symbols including variable elements
US4751675A (en) * 1985-08-19 1988-06-14 American Telephone And Telegraph Company, At&T Bell Laboratories Memory access circuit with pointer shifting network
US4755951A (en) * 1986-03-03 1988-07-05 Tektronix, Inc. Method and apparatus for digitizing a waveform
FR2579343A1 (fr) * 1986-03-18 1986-09-26 Burr Brown Ltd Appareil et procede pour utiliser une unite auxiliaire de memoire de donnees dans un systeme de traitement de donnees comportant des unites distinctes de memoire de programme et de memoire de donnees
US5051940A (en) * 1990-04-04 1991-09-24 International Business Machines Corporation Data dependency collapsing hardware apparatus
US4787062A (en) * 1986-06-26 1988-11-22 Ikos Systems, Inc. Glitch detection by forcing the output of a simulated logic device to an undefined state
US4992934A (en) * 1986-12-15 1991-02-12 United Technologies Corporation Reduced instruction set computing apparatus and methods
US4891787A (en) * 1986-12-17 1990-01-02 Massachusetts Institute Of Technology Parallel processing system with processor array having SIMD/MIMD instruction processing
EP0293517B1 (de) * 1987-06-02 1992-11-25 Deutsche ITT Industries GmbH Steuerprozessor
JPS6414648A (en) * 1987-07-08 1989-01-18 Mitsubishi Electric Corp Arithmetic processor
JPH01253059A (ja) * 1988-04-01 1989-10-09 Kokusai Denshin Denwa Co Ltd <Kdd> 並列信号処理方式
JPH02242355A (ja) * 1989-03-16 1990-09-26 Fujitsu Ltd 拡張アドレス空間を持つマイクロプロセシングシステム
US5255382A (en) * 1990-09-24 1993-10-19 Pawloski Martin B Program memory expander for 8051-based microcontrolled system
US5301340A (en) * 1990-10-31 1994-04-05 International Business Machines Corporation IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to every register file per cycle
EP0568329A1 (en) * 1992-05-01 1993-11-03 Advanced Micro Devices, Inc. Peripheral memory buffer apparatus and method of using same
US5471640A (en) * 1992-07-06 1995-11-28 Hewlett-Packard Programmable disk array controller having n counters for n disk drives for stripping data where each counter addresses specific memory location by a count n

Also Published As

Publication number Publication date
KR970706541A (ko) 1997-11-03
MX9702495A (es) 1998-04-30
DE69516888D1 (de) 2000-06-15
US5555424A (en) 1996-09-10
DE69516888T2 (de) 2001-02-08
JPH10507288A (ja) 1998-07-14
EP0784822A1 (en) 1997-07-23
CA2200609A1 (en) 1996-04-18
WO1996011443A1 (en) 1996-04-18
EP0784822B1 (en) 2000-05-10

Similar Documents

Publication Publication Date Title
ES2147306T3 (es) Un sistema de memoria expandida con arquitectura harvard.
US9658985B2 (en) Pipelined configurable processor
ES2039351T3 (es) Sistema de memoria cache virtual, organizado en paginas.
ES2122574T3 (es) Archivado de datos en memoria.
ES2057099T3 (es) Procedimientos y aparato para almacenamiento en la memoria cache de variables de interbloqueo en una cache integrada.
DE60220088D1 (de) Schaltung und verfahren zur ausführung von suchoperationen variabler breite in einem inhaltsadressierbaren speicher
ATE220263T1 (de) Rekonfigurierbares rechnersystem
JPS6472264A (en) Route plan device
DE69818434D1 (de) Programmierbare Pinbezeichnung für Halbleitervorrichtungen
ATE256888T1 (de) Internes bussystem für dfps, sowie bausteine mit zwei- oder mehrdimensionalen programmierbaren zellstrukturen, zur bewältigung grosser datenmengen mit hohem vernetzungsaufwand
WO2002079995A8 (en) Systems and methods using a system-on-a-chip with soft cache
ES2081398T3 (es) Sistema de control de vehiculos para via con bifurcaciones.
KR830009518A (ko) 병렬처리용(竝列處理用)데이터 처리 시스템
KR960706125A (ko) 다수의 마이크로 콘트롤러의 동작을 실행하기 위한 마이크로 콘트롤러 시스템(A microcontroller system for performing operations of multiple microcontrollers)
ES2153455T3 (es) Sistema de intercambio de datos que incluye unidades portatiles de procesamiento de datos.
ES2187475T3 (es) Dispositivo de memoria con mezclado no predictible de direcciones.
AU2002332759A1 (en) An apparatus and method for extracting and loading data to/from a buffer
SE8003224L (sv) Signaleringssystem
EP0261751A3 (en) Concurrent memory access system
MX9307367A (es) Metodo para dividir la funcion de un dispositivo en varias subfunciones.
KR900017171A (ko) 반도체집적회로
ATE97535T1 (de) Adressenverwaltungseinheit einer multiprozessor- zentralsteuereinheit eines nachrichten- vermittlungssystems.
ES2049721T3 (es) Aparato y metodo de reemplazo de pagina en un sistema de tratamiento de datos que tiene una memoria virtual.
DE3869853D1 (de) Schaltung zur speicherung von verfuegbarkeitszustaenden von logischen betriebsmitteln, wie speicherzellen und zur aufstellung von adressen von freien betriebsmitteln.
US4164041A (en) Memory organization to distribute power dissipation and to allow single circuit pack memory growth

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 784822

Country of ref document: ES