ES2079533T3 - Modulo de interfases para el apoyo de la comunicacion entre sistemas de procesador. - Google Patents

Modulo de interfases para el apoyo de la comunicacion entre sistemas de procesador.

Info

Publication number
ES2079533T3
ES2079533T3 ES91113664T ES91113664T ES2079533T3 ES 2079533 T3 ES2079533 T3 ES 2079533T3 ES 91113664 T ES91113664 T ES 91113664T ES 91113664 T ES91113664 T ES 91113664T ES 2079533 T3 ES2079533 T3 ES 2079533T3
Authority
ES
Spain
Prior art keywords
processor systems
communication
support
interface module
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES91113664T
Other languages
English (en)
Inventor
Jurgen Dipl-Ing Weber
Werner Dipl-Ing Nagler
Gerd Dipl-Ing Bocker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Application granted granted Critical
Publication of ES2079533T3 publication Critical patent/ES2079533T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18Handling requests for interconnection or transfer for access to memory bus based on priority control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/167Interprocessor communication using a common memory, e.g. mailbox
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0407Selecting arrangements for multiplex systems for time-division multiplexing using a stored programme control
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M3/00Automatic or semi-automatic exchanges
    • H04M3/22Arrangements for supervision, monitoring or testing
    • H04M3/24Arrangements for supervision, monitoring or testing with provision for checking the normal operation
    • H04M3/241Arrangements for supervision, monitoring or testing with provision for checking the normal operation for stored program controlled exchanges

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)
  • Multi Processors (AREA)

Abstract

LA COMUNICACION ENTRE SISTEMAS DE PROCESADOR DEBE EXIGIR EL MENOR TIEMPO POSIBLE A TALES SISTEMAS. A ESTE FIN SE APLICA UN MODULO DE INTERFACES QUE APOYA LA COMUNICACION ENTRE DOS SISTEMAS DE PROCESADORES, EN FORMA DE UN MANEJO PARALELO AL PROCESO DE AMBOS INTERFACES A LOS SISTEMAS DE PROCESADOR.
ES91113664T 1991-08-14 1991-08-14 Modulo de interfases para el apoyo de la comunicacion entre sistemas de procesador. Expired - Lifetime ES2079533T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP91113664A EP0527260B1 (de) 1991-08-14 1991-08-14 Schnittstellenbaustein zur Unterstützung der Kommunikation zwischen Prozessorsystemen

Publications (1)

Publication Number Publication Date
ES2079533T3 true ES2079533T3 (es) 1996-01-16

Family

ID=8207047

Family Applications (1)

Application Number Title Priority Date Filing Date
ES91113664T Expired - Lifetime ES2079533T3 (es) 1991-08-14 1991-08-14 Modulo de interfases para el apoyo de la comunicacion entre sistemas de procesador.

Country Status (7)

Country Link
US (1) US5404449A (es)
EP (1) EP0527260B1 (es)
AT (1) ATE129841T1 (es)
DE (1) DE59106831D1 (es)
DK (1) DK0527260T3 (es)
ES (1) ES2079533T3 (es)
GR (1) GR3018524T3 (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2258336T3 (es) * 1998-08-07 2006-08-16 Siemens Aktiengesellschaft Procedimiento para hacer funcionar una unidad de enlace en una central telefonica.
US6412018B1 (en) 1998-08-19 2002-06-25 International Business Machines Corporation System for handling asynchronous message packet in a multi-node threaded computing environment
US6385659B1 (en) 1998-08-19 2002-05-07 International Business Machines Corporation Handling of asynchronous message packet in a multi-node threaded computing environment
US6415332B1 (en) 1998-08-19 2002-07-02 International Business Machines Corporation Method for handling of asynchronous message packet in a multi-node threaded computing environment
JP3588597B2 (ja) * 2001-06-15 2004-11-10 シャープ株式会社 通信プロトコルに基づく受信装置

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE786094A (fr) * 1971-07-08 1973-01-10 Siemens Ag Procede de transmission d'informations asynchrones dans un multiple de temps synchrone et en serie
CH541266A (de) * 1972-05-25 1973-08-31 Generaldirektion Ptt Hasler Ag Verfahren zum Betrieb einer Fernmeldevermittlungsanlage
JPS56109057A (en) * 1980-02-04 1981-08-29 Hitachi Ltd Data communication system
US4547880A (en) * 1983-05-13 1985-10-15 Able Computer Communication control apparatus for digital devices
US4633461A (en) * 1985-07-08 1986-12-30 At&T Information Systems Inc. Switching control for multiple stage time division switch
US4918589A (en) * 1985-10-31 1990-04-17 Allen-Bradley Company, Inc. Method and apparatus for linking processors in a hierarchical control system
US4710922A (en) * 1985-12-18 1987-12-01 Advanced Micro Devices, Inc. Apparatus and associated methods for converting serial data pattern signals transmitted or suitable for transmission over a high speed synchronous serial transmission media, to parallel pattern output signals
GB8622941D0 (en) * 1986-09-24 1986-10-29 Gen Electric Co Plc Computer system
CA1264845A (en) * 1987-03-13 1990-01-23 Ernst August Munter Digital telephone switching system having a message switch with address translation
BE1001383A7 (fr) * 1987-12-07 1989-10-17 Electronique Et Telecomm Bell Dispositif a acces multiples.
US5212778A (en) * 1988-05-27 1993-05-18 Massachusetts Institute Of Technology Message-driven processor in a concurrent computer
US5202998A (en) * 1990-08-31 1993-04-13 International Business Machines Corporation Fast, simultaneous multi-processor system status communication interface
US5225974A (en) * 1990-10-30 1993-07-06 Allen-Bradley Company, Inc. Programmable controller processor with an intelligent functional module interface

Also Published As

Publication number Publication date
DE59106831D1 (de) 1995-12-07
DK0527260T3 (da) 1996-03-04
EP0527260B1 (de) 1995-11-02
ATE129841T1 (de) 1995-11-15
GR3018524T3 (en) 1996-03-31
US5404449A (en) 1995-04-04
EP0527260A1 (de) 1993-02-17

Similar Documents

Publication Publication Date Title
NO951876D0 (no) Kraftforsyningssystem, spesielt for pluggbare moduler
DE3853781D1 (de) Frequenzmultiplexiertes personenrufsystem mit rückmeldung.
DE69130737T2 (de) Puffersystem, um daten dynamisch an mehrere speicherelemente weiterzuleiten
FI862139A (fi) Informationsdisplayanordning foer abonnentstationer i ett televisionssystem.
DE3850066D1 (de) Dokumenten-Bildverarbeitungssystem.
ITRM920427A1 (it) Dispositivo per la riproduzione di immagini, in particolare per autobus.
UA26056C2 (uk) Пристрій для еhергетичhої активації хребта
FI914319A (fi) Nya karbocykliska adenosinanaloger anvaendbara som immunosupressanter.
ES2079533T3 (es) Modulo de interfases para el apoyo de la comunicacion entre sistemas de procesador.
SE9601966D0 (sv) Kontaktanordning
ES2100196T3 (es) Conmutador temporal de estructura dividida y modulo de conexion para la construccion de tal conmutador.
DE69021370T2 (de) Zweistufiges Pumpsystem.
DE58904359D1 (de) Volumenstrom-kontrollsystem fuer schmieranlagen.
MX9301353A (es) Conjunto desmontable de almacenamiento
FI882118A (fi) Betraktningsapparat avsedd foer reproduktion eller avdragning som baserar sig pao kolorimetrisk faergbestaemning.
ES2091227T3 (es) Aparato para la comunicacion de imagenes.
ES1006346Y (es) Modulo complementario para mesas de oficina.
FI890387A0 (fi) Nya proteiner som haerletts ur maenniskans a2-plasmininhibitor eller liknande proteiner.
IT1237738B (it) Apparato di illuminazione.
JPS5320702A (en) Telephone power supply system at disaster occurrence time
ES1018094Y (es) Estructura para mesas componibles.
IT9067515A0 (it) Dispositivo proiettore di fasci luminosi, in particolare per effetti scenografici.
ES1004847Y (es) Bastidor para mesas extensibles.
JPS5339007A (en) Scanning system
FI905935A0 (fi) Haefte eller block, som skall haollas i rockens barmficka foer anteckningar.

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 527260

Country of ref document: ES