EP4207166A1 - Substrat de réseau et appareil d'affichage - Google Patents

Substrat de réseau et appareil d'affichage Download PDF

Info

Publication number
EP4207166A1
EP4207166A1 EP21947438.4A EP21947438A EP4207166A1 EP 4207166 A1 EP4207166 A1 EP 4207166A1 EP 21947438 A EP21947438 A EP 21947438A EP 4207166 A1 EP4207166 A1 EP 4207166A1
Authority
EP
European Patent Office
Prior art keywords
transistor
initialization
line
electrode
array substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP21947438.4A
Other languages
German (de)
English (en)
Other versions
EP4207166A4 (fr
Inventor
Libin LIU
Jiangnan Lu
Shiming SHI
Li Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Publication of EP4207166A1 publication Critical patent/EP4207166A1/fr
Publication of EP4207166A4 publication Critical patent/EP4207166A4/fr
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/061—Details of flat display driving waveforms for resetting or blanking
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/045—Compensation of drifts in the characteristics of light emitting or modulating elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/066—Adjustment of display parameters for control of contrast

Definitions

  • the embodiments of the present disclosure relate to an array substrate and a display device.
  • OLED Organic light emitting diode
  • the OLED display device Because the organic light emitting diode (OLED) display device is driven by current, the OLED display device needs to adopt complex pixel driving circuit, such as 7T1C circuit, to improve the display stability and uniformity of the OLED display device, and to improve the display quality.
  • complex pixel driving circuit such as 7T1C circuit
  • Embodiments of the present disclosure provide an array substrate and a display device.
  • the array substrate can reduce the voltage difference between the anode and cathode of the light emitting element when initializing the anode of the light emitting element, so that the charge on the anode of the light emitting element can be quickly discharged, and the light emitting element can be turned off completely, so that the problems of stroboscopic and uneven brightness in low gray scale can be alleviated, and the contrast can be improved.
  • first initialization signal and the second initialization signal of the array substrate can be transmitted by different initialization signal lines, thereby reducing the load on a single initialization signal line, reducing the voltage drop on a single initialization signal line, and further improving the brightness uniformity.
  • At least one embodiment of the present disclosure provides an array substrate, which includes: a base substrate; and a plurality of pixel driving circuits, arranged in an array on the base substrate, each of the pixel driving circuits includes a driving transistor, a first light emitting control transistor, a compensation transistor, a first initialization transistor and a second initialization transistor, a first electrode of the first initialization transistor and a first electrode of the first light emitting control transistor are connected to a first node, and the first initialization transistor is configured to provide a first initialization signal to an anode of a light emitting element through the first node, a first electrode of the second initialization transistor and a first electrode of the compensation transistor are connected to a second node, and the second initialization transistor is configured to provide a second initialization signal to a gate electrode of the driving transistor through the second node, a second electrode of the first initialization transistor is configured to receive the first initialization signal, and a cathode of the light emitting element is configured to receive a first driving signal, and
  • the potential of the first initialization signal and a potential of the second initialization signal are different.
  • the potential of the first initialization signal and the potential of the first driving signal are the same.
  • the array substrate provided by an embodiment of the present disclosure further includes: a first initialization signal line, extending in a first direction and connected to the second electrode of the first initialization transistor to apply the first initialization signal to the second electrode of the first initialization transistor; a second initialization signal line, extending in the first direction and connected to the second electrode of the second initialization transistor to apply the second initialization signal to the second electrode of the second initialization transistor; the light emitting element including the anode and the cathode; and a first power line, the anode of the light emitting element is electrically connected with the first node, and the first initialization line is electrically connected with the first power line or the cathode of the light emitting element.
  • the base substrate includes a display region and a peripheral region around the display region, the pixel driving circuit and the light emitting element are located in the display region, and the first power line is located in the peripheral region
  • the array substrate further includes: a first connection line, located in the peripheral region; and a second connection line, is located in the peripheral region, the first initialization line extends from the display region to the peripheral region and is connected with the first connection line, one end of the second connection line is connected with the first power line, and the other end of the second connection line is connected with the first connection line.
  • the first connection line includes: a first sub-connection portion, extending in a second direction intersecting the first direction; a second sub-connection portion, extending in the second direction; and a third sub-connection portion, extending in the first direction, one end of the third sub-connection portion is electrically connected with the first sub-connection portion, and the other end of the third sub-connection portion is electrically connected with the second sub-connection portion, the first sub-connection portion is located at a first side of the display region in the first direction, the second sub-connection portion is located at a second side of the display region opposite to the first side in the first direction, and the third sub-connection portion is located at a side of the display region in the second direction, one end of the first initialization line is electrically connected with the first sub-connection portion, and the other end of the first initialization line is electrically connected with the second sub-connection portion.
  • the plurality of pixel driving circuits form a plurality of pixel driving rows
  • each of the pixel driving rows includes multiple pixel driving circuits arranged in the first direction
  • the plurality of pixel driving rows are arranged in a second direction intersecting the first direction
  • a plurality of first initialization signal lines are provided
  • the plurality of first initialization signal lines are configured to apply first initialization signals to the plurality of pixel driving rows
  • the array substrate further includes at least one interconnection line which extends in the second direction and is connected with the plurality of the first initialization signal lines.
  • the plurality of pixel driving circuits form a plurality of pixel driving columns, each of the pixel driving columns includes multiple pixel driving circuits arranged in the second direction, and the plurality of pixel driving columns are arranged in the first direction, the array substrate includes a plurality of second power lines, and the plurality of second power lines are arranged corresponding to the plurality of pixel driving columns; in a region corresponding to one pixel driving circuit, an overlapping area of an orthographic projection of the second power line on the base substrate and an orthographic projection of the interconnection line on the base substrate is less than 50% of an area of the orthographic projection of the interconnection line on the base substrate.
  • the base substrate includes a display region and a peripheral region around the display region, the pixel driving circuit and the light emitting element are located in the display region, and the first power line is located in the peripheral region, the first initialization line extends from the display region to the peripheral region and is directly connected with the first power line.
  • the plurality of pixel driving circuits form a plurality of pixel driving rows
  • each of the pixel driving rows includes multiple pixel driving circuits arranged in the first direction
  • the plurality of pixel driving rows are arranged in a second direction intersecting the first direction
  • a plurality of first initialization signal lines are provided
  • the plurality of first initialization signal lines are configured to apply first initialization signals to the plurality of pixel driving rows
  • the array substrate further includes at least one interconnection line which extends in the second direction and is connected with the plurality of the first initialization signal lines.
  • each of the pixel driving circuits further includes a second light emitting control transistor, a storage capacitor and a data writing transistor
  • the array substrate further includes a second power line, a data line, a first light emitting control line, a gate line and a reset signal line
  • a first electrode of the driving transistor, a second electrode of the first light emitting control transistor and a second electrode of the compensation transistor are connected to a third node
  • the gate electrode of the driving transistor is connected to a first electrode plate of the storage capacitor
  • a second electrode of the driving transistor, a first electrode of the data writing transistor and a first electrode of the second light emitting control transistor are connected to a fourth node
  • a gate electrode of the first initialization transistor and a gate electrode of the second initialization transistor are respectively connected with reset signal lines of two adjacent rows
  • the second electrode of the data writing transistor is connected with the data line
  • the gate electrode of the data writing transistor and the gate electrode of the compensation transistor are respectively connected with the gate line
  • the second electrode of the data writing transistor is
  • each of the pixel driving circuits further includes: an anti-leakage transistor, a first electrode of the anti-leakage transistor is electrically connected with the gate electrode of the driving transistor, and a second electrode of the anti-leakage transistor is connected to the second node.
  • a material of an active layer of the anti-leakage transistor includes an oxide semiconductor material.
  • materials of an active layer of the first light emitting control transistor, an active layer of the second light emitting control transistor, an active layer of the compensation transistor, an active layer of the first initialization transistor, an active layer of the second initialization transistor, an active layer of the driving transistor and an active layer of the data writing transistor include silicon-based semiconductor materials.
  • the array substrate provided by an embodiment of the present disclosure further includes: a second gate line, a gate electrode of the anti-leakage transistor being connected with the second gate line, the active layer of the anti-leakage transistor is located on a side of the second electrode plate away from the base substrate, and the first initialization line and the second gate line are arranged on a same layer and are located on a side of the active layer of the anti-leakage transistor away from the base substrate.
  • the gate electrode of the driving transistor is connected to the second node, and the second initialization transistor is configured to provide the second initialization signal to the gate electrode of the driving transistor through the second node.
  • the first initialization line and the reset signal line at least partially do not overlap.
  • the first initialization line is located between the reset signal line and the second initialization signal line.
  • the first initialization line is electrically connected to the second electrode of the first initialization transistor through a connection block, and the connection block is located on a side of the first initialization line away from the base substrate.
  • At least one embodiment of the present disclosure further provides a display device, including any one of the abovementioned array substrate.
  • FIG. 1 is a schematic diagram of a pixel driving circuit. As illustrated by FIG. 1 , the pixel driving circuit includes a driving transistor T1, a compensation transistor T3, a data writing transistor T2, a first light emitting control transistor T4, a second light emitting control transistor T5, an initialization transistor T6, and an electrode reset transistor T7.
  • a source electrode of the driving transistor T1, a drain electrode of the data writing transistor T2 and a drain electrode of the first light emitting control transistor T4 are electrically connected; a drain electrode of the driving transistor T1, a source electrode of the compensating transistor T3 and a source electrode of the second light emitting control transistor T5 are electrically connected; a gate electrode of the driving transistor T1, a drain electrode of the compensating transistor T3 and a drain electrode of the initialization transistor T6 are electrically connected; a drain electrode of the second light emitting control transistor T5 and a drain electrode of the electrode reset transistor T7 are electrically connected to an anode 11 of a light emitting element 10.
  • the initialization transistor T6 and the electrode reset transistor T7 are connected to the same initialization signal line 20, and the initialization signal line 20 needs to drive two kinds of transistors, so that the voltage drop of the initialization signal line from one end to the other end is large, which leads to different potentials of initialization signals reset to the anodes of different light emitting elements upon the electrode reset transistor T7 being reset, thus causing problems such as poor brightness uniformity and abnormal brightness jump.
  • the initialization signal needs to meet the initialization requirements of the gate electrode of the driving transistor T1, and the voltage of the initialization signal is usually larger than that of the driving signal on the cathode of the light emitting element. Therefore, in the case where the above initialization signal is used to initialize the voltage of the anode of the light emitting element, there is still a certain voltage difference (usually 1V or more) between the anode and the cathode of the light emitting element, which cannot ensure that the light emitting element is completely turned off.
  • inventions of the present disclosure provide an array substrate and a display device.
  • the array substrate includes a base substrate and a plurality of pixel driving circuits arranged on the base substrate; each pixel driving circuit includes a driving transistor, a first light emitting control transistor, a compensation transistor, a first initialization transistor and a second initialization transistor; a first electrode of the first initialization transistor and a first electrode of the first light emitting control transistor are connected to a first node, the first initialization transistor is configured to provide a first initialization signal to an anode of a light emitting element through the first node, a first electrode of the second initialization transistor and a first electrode of the compensation transistor are connected to a second node, and the second initialization transistor is configured to provide a second initialization signal to a gate electrode of the driving transistor through the second node, a second electrode of the first initialization transistor is configured to receive a first initialization signal, and a cathode of the light emitting element is configured to receive the first driving signal, and a
  • the array substrate can reduce the voltage difference between the anode and cathode of the light emitting element when initializing the anode of the light emitting element, so that the charge on the anode of the light emitting element can be quickly discharged, and the light emitting element can be turned off completely, so that the problems of stroboscopic and uneven brightness in low gray scale can be alleviated, and the contrast can be improved.
  • first initialization signal and the second initialization signal of the array substrate can be transmitted by different initialization signal lines, thereby reducing the load on a single initialization signal line, reducing the voltage drop on a single initialization signal line, and further improving the brightness uniformity.
  • FIG. 2 is a schematic plan view of an array substrate according to an embodiment of the present disclosure
  • FIG. 3 is an equivalent schematic diagram of a pixel driving circuit in an array substrate according to an embodiment of the present disclosure.
  • the array substrate 100 includes a base substrate 110 and a plurality of pixel driving circuits 120 disposed on the base substrate 110.
  • Each pixel driving circuit 120 includes a driving transistor T1, a first light emitting control transistor T4, a compensation transistor T3, a first initialization transistor T7 and a second initialization transistor T6; a first electrode of the first initialization transistor T7 and a first electrode of the first light emitting control transistor T4 are connected to the first node N1, and the first initialization transistor T7 is configured to provide a first initialization signal Vinit1 to an anode 131 of a light emitting element 130 through the first node N1, thereby initializing the anode 131 of the light emitting element 130.
  • a first electrode of the second initialization transistor T6 and a first electrode of the compensation transistor T3 are connected to the second node N2, and the second initialization transistor T6 is configured to provide a second initialization signal Vinit2 to a gate electrode of the driving transistor T1 through the second node N2, so that the gate electrode of the driving transistor T1 can be initialized.
  • a second electrode of the first initialization transistor T7 is configured to receive the first initialization signal Vinit1
  • a cathode 132 of the light emitting element 130 is configured to receive a first driving signal Vss.
  • a difference between a potential of the first initialization signal Vinit1 and a potential of the first driving signal Vss is less than 1.5V
  • the array substrate provided by the embodiment of the present disclosure, by setting the difference between the potential of the first initialization signal Vinit1 and the potential of the first driving signal Vss to be less than 1.5 V, the voltage difference between the anode and the cathode of the light emitting element can be reduced upon the anode of the light emitting element being initialized, so that the charge on the anode of the light emitting element can be quickly released, and the light emitting element can be turned off completely. Therefore, the array substrate can alleviate the problem of stroboscopic and uneven brightness in low gray scale; and because the array substrate can realize the complete turning off of the light emitting elements, the array substrate can also improve the contrast.
  • the first initialization signal and the second initialization signal of the array substrate can be transmitted by different initialization signal lines, thereby reducing the load on a single initialization signal line and reducing the voltage drop on the single initialization signal line.
  • the array substrate can improve the uniformity of initialization signals reset to the anodes of different light emitting elements when initializing the anodes of light emitting elements, thereby alleviating the problems of poor brightness uniformity, abnormal brightness jump, Flicker and the like.
  • the transistors used in the embodiments of the present disclosure can be triodes, thin film transistors, field effect transistors or other similar transistors.
  • the first electrode in order to distinguish the two electrodes of a transistor except the control electrode, one of these two electrodes is called the first electrode and the other is called the second electrode.
  • the first electrode in the case where the transistor is a triode, the first electrode can be the collector and the second electrode can be the emitter; in the case where the transistor is a thin film transistor or a field effect transistor, the first electrode can be a drain electrode and the second electrode can be a source electrode.
  • the embodiments of the present disclosure include but are not limited thereto, and the types of electrodes referred to by the above-mentioned first electrode and second electrode can be interchanged.
  • the difference between the potential of the first initialization signal Vinit1 and the potential of the first driving signal Vss is less than 0.5V
  • each pixel driving circuit 120 further includes a storage capacitor Cst, and the gate electrode of the driving transistor T1 is electrically connected with a first electrode plate CE1 of the storage capacitor Cst.
  • the second initialization transistor T6 can simultaneously provide a second initialization signal to the gate electrode of the driving transistor T1 and the first electrode plate CE1 of the storage capacitor Cst through the second node N2, so that the gate electrode of the driving transistor T1 and the first electrode plate CE1 of the storage capacitor Cst can be initialized.
  • the potential of the first initialization signal Vinit1 and the potential of the second initialization signal Vinit2 are different. Therefore, the first initialization signal and the second initialization signal of the array substrate are transmitted by different initialization signal lines, thereby reducing the load on a single initialization signal line and reducing the voltage drop on the single initialization signal line. Therefore, the array substrate can improve the uniformity of initialization signals reset to the anodes of different light emitting elements when initializing the anodes of light emitting elements, thereby alleviating the problems of poor brightness uniformity, abnormal brightness jump, Flicker and the like.
  • the potential of the first initialization signal Vinit1 is the same as that of the first driving signal Vss. Therefore, by setting the potential of the first initialization signal and the potential of the first driving signal to be the same, the array substrate provided by the embodiment of the present disclosure can eliminate the voltage difference between the anode and cathode of the light emitting element when initializing the anode of the light emitting element, so that the light emitting element can be completely turned off, and the display quality can be improved.
  • the cathodes of light emitting elements and Vss signal lines are distributed throughout the array substrate, so that the voltage drop of the initialization signal line used to transmit the first initialization signal Vinit1 can be further reduced, so that the uniformity of initialization signals reset to the anodes of different light emitting elements can be further improved, and the problems of poor brightness uniformity, abnormal brightness jump, Flicker and the like can be alleviated.
  • the array substrate 100 further includes a first initialization line 141, a second initialization line 142, a light emitting element 130, and a first power line 151;
  • the first initialization line 141 extends in the first direction and applies the first initialization signal Vinit1 to the second electrode of the first initialization transistor T7.
  • the second initialization line 142 extends in the first direction and is connected with the second electrode of the second initialization transistor T6 to apply the second initialization signal Vinit2 to the second electrode of the second initialization transistor T6.
  • the light emitting element 130 includes an anode 131 and a cathode 132; the first power line 151 is used to provide a cathode signal to the cathode 132 of the light emitting element 130.
  • the anode 131 of the light emitting element 130 is electrically connected with the first node N1, and the first initialization line 141 is connected with the first power line 151 or the cathode 132 of the light emitting element 130.
  • the array substrate because the first initialization signal Vinit1 of the first initialization line 141 is the same as the first driving signal Vss of the first power line 151, the voltage difference between the anode and the cathode of the light emitting element can be zero when initializing the anode of the light emitting element, so that the charge in the anode of the light emitting element can be quickly released and the light emitting element can be turned off completely.
  • the array substrate can further alleviate the problem of stroboscopic and uneven brightness in low gray scale; and because the array substrate can realize the complete turning off of the light emitting elements, the array substrate can further improve the contrast.
  • the first initialization line is electrically connected with the first power line or the cathode of the light emitting element, the first initialization line does not need to be routed separately, so that the resistance and voltage drop of the first initialization line are small, and the uniformity of initialization signals reset to the anodes of different light emitting elements can be further improved, so that the problems of poor brightness uniformity, abnormal brightness jump, Flicker and the like can be alleviated, and the display quality of the display device adopting the array substrate can be significantly improved.
  • the light emitting element 130 may further include a light emitting layer (not shown) between the anode 131 and the cathode 132, the specific structure of the light emitting element 130 can be found in the general design.
  • the light emitting element may be an organic light emitting diode, and the light emitting layer may be an organic light emitting layer.
  • the light emitting element may also include auxiliary functional film layers such as an electron transport layer, an electron injection layer, a hole transport layer and a hole injection layer.
  • the pixel driving circuit 120 further includes a second light emitting control transistor T5 and a data writing transistor T2.
  • the array substrate 100 further includes a second power line 152, a data line 160, a first light emitting control line 171, a gate line 180, a first reset signal line 191 and a second reset signal line 192; the first electrode of the driving transistor T1, the second electrode of the first light emitting control transistor T4 and the second electrode of the compensation transistor T3 are connected to the third node N3, the gate electrode of the driving transistor T1 is connected with the first electrode plate CE1 of the storage capacitor Cst, and the second electrode of the driving transistor T1, the first electrode of the data writing transistor T2 and the first electrode of the second light emitting control transistor T5 are connected to the fourth node N4.
  • the gate electrode of the first initialization transistor T7 is connected with the first reset signal line 191, and the first reset signal line 191 can provide a reset signal to the gate electrode of the first initialization transistor T7; the gate electrode of the second initialization transistor T6 is connected to a second reset signal line 192, which can provide a reset signal to the gate electrode of the second initialization transistor T6.
  • the second electrode of the data writing transistor T2 is connected with the data line 160, the gate electrode of the data writing transistor T2 and the gate electrode of the compensation transistor T3 are respectively connected with the gate line 180, the second electrode of the second light emitting control transistor T5 and the second electrode plate CE2 of the storage capacitor Cst are respectively connected with the second power line 152, and a gate electrode of the first light emitting control transistor T4 and a gate electrode of the second light emitting control transistor T5 are respectively connected with the first light emitting control line 171.
  • the first light emitting control line 171 may provide light emitting control signals to the gate electrode of the first light emitting control transistor T4 and the gate electrode of the second light emitting control transistor T5, respectively.
  • a reset signal is transmitted to the gate electrode of the first initialization transistor T7 through the first reset signal line 191 and the first initialization transistor T7 is turned on, and the first initialization signal Vinit1 is provided to the second electrode of the first initialization transistor T7 through the first initialization line 141.
  • the residual current of the anode 131 of the light emitting element 130 is discharged through the first initialization transistor T7, so that light emission because of the residual current on the anode of the light emitting element can be suppressed.
  • the reset signal is transmitted to the gate electrode of the second initialization transistor T6 through the second reset signal line 192 and the second initialization transistor T6 is turned on; at this time, the second initialization signal Vinit2 is transmitted to the second electrode of the second initialization transistor T6 through the second initialization line 142.
  • the second initialization signal Vinit2 can be applied to the gate electrode of the driving transistor T1 and the first electrode plate CE1 of the storage capacitor Cst through the second initialization transistor T6, so that the gate electrode of the driving transistor T1 and the storage capacitor Cst are initialized.
  • a gate signal is transmitted to the gate electrode of the data writing transistor T2 and the gate electrode of the compensation transistor T3 through the gate line 180, and the data writing transistor T2 and the compensation transistor T3 are turned on; the data signal Vd is transmitted to the second electrode of the data writing transistor T2 through the data line 160; at this time, the driving transistor T1 is turned on, and the data signal Vd is applied to the gate electrode of the driving transistor T1 through the data writing transistor T2 and the compensation thin film transistor T3.
  • the voltage applied to the gate electrode of the driving transistor T1 is the compensation voltage Vd+Vth, and the compensation voltage applied to the gate electrode of the driving transistor T1 is also applied to the first electrode plate CE1 of the storage capacitor Cst.
  • the driving voltage Vel is applied to the second electrode plate CE2 of the storage capacitor Cst through the second power line 152, and the compensation voltage Vd+Vth is applied to the first electrode plate CE1, so that the charges corresponding to the difference between the voltages applied to the two electrode plates of the storage capacitor Cst are stored in the storage capacitor Cst, and the driving transistor T1 is turned on for a predetermined time.
  • emitting control signals are applied to the gate electrode of the first emitting control transistor T4 and the gate electrode of the second emitting control transistor T5 through the first emitting control line 171, and both the first emitting control transistor T4 and second emitting control transistor T5 are turned on, and the second driving signal Vel is applied to the second electrode of the second emitting control transistor T5 through the second power line 152.
  • the above operation mode of the driving circuit is only one possible driving mode of the driving circuit, and the embodiments of the present disclosure include but are not limited thereto.
  • the orthographic projection of the first initialization line 141 on the base substrate 110 and the orthographic projection of the first reset signal line 191 on the base substrate 110 at least partially do not overlap, so that the load can be reduced; similarly, the orthographic projection of the second initialization line 142 on the base substrate 110 and the orthographic projection of the second reset signal line 192 on the base substrate 110 at least partially do not overlap, so that the load can be reduced.
  • the pixel driving circuit 120 further includes an anti-leakage transistor T8, the first electrode of the anti-leakage transistor T8 is electrically connected to the gate electrode of the driving transistor T1, the second electrode of the anti-leakage transistor T8 is connected to the second node N2, and the second initialization transistor T6 initializes the gate electrode of the driving transistor T1 through the second node N2 and the anti-leakage transistor T8.
  • an anti-leakage transistor T8 the first electrode of the anti-leakage transistor T8 is electrically connected to the gate electrode of the driving transistor T1
  • the second electrode of the anti-leakage transistor T8 is connected to the second node N2
  • the second initialization transistor T6 initializes the gate electrode of the driving transistor T1 through the second node N2 and the anti-leakage transistor T8.
  • the stability of the voltage on the gate electrode of the driving transistor T1 is an important factor related to the display quality such as the uniformity of the display brightness and whether the Flicker phenomenon occurs. Because the first electrode of the second initialization transistor T6 and the first electrode of the compensation transistor T3 are connected to the second node N2, assuming that the second node N2 is directly connected to the gate electrode of the driving transistor T1, to ensure the stability of the voltage on the gate electrode of the driving transistor T 1, it is necessary to reduce the leakage current of the second initialization transistor T6 and the compensation transistor T3.
  • the array substrate provided in this example can improve the stability of the voltage on the gate electrode of the driving transistor T1 only by reducing the leakage current of the anti-leakage transistor T8 by arranging the anti-leakage transistor T8 between the second node N2 and the gate electrode of the driving transistor T1, thus improving the display quality.
  • the material of the active layer of the anti-leakage transistor T8 includes an oxide semiconductor material. It should be noted that the transistor whose active layer is made of oxide semiconductor material has the characteristics of good hysteresis characteristics and low leakage current (below 1e-14A), and at the same time, its mobility is also low, which can realize low leakage current and ensure the voltage stability on the gate electrode of the driving transistor T1.
  • the materials of the active layer of the first light emitting control transistor, the active layer of the second light emitting control transistor, the active layer of the compensation transistor, the active layer of the first initialization transistor, the active layer of the second initialization transistor, the active layer of the driving transistor, and the active layer of the data writing transistor include silicon-based semiconductor materials, such as low-temperature polysilicon (LTPS), which can have higher mobility and more stable source voltage. Therefore, the array substrate can make use of the characteristics of two transistors at the same time, thus achieving better display quality.
  • LTPS low-temperature polysilicon
  • the array substrate provided in this example is provided with the anti-leakage transistor T8 between the second node N2 and the gate electrode of the driving transistor T1, only the anti-leakage transistor T8 can be provided as a transistor whose active layer is an oxide semiconductor, so that the layout difficulty and manufacturing cost of the array substrate can be reduced.
  • the array substrate 100 further includes a second gate line 172, and the gate electrode of the anti-leakage transistor T8 is connected with the second gate line 172; the active layer of the anti-leakage transistor T8 is located on a side of the second electrode plate CE2 away from the base substrate 110, and the first initialization line 141 and the second gate line 142 are arranged on the same layer, and are located on a side of the active layer of the anti-leakage transistor T8 away from the base substrate 110.
  • the second gate line 172 can be used to control the turn-on and turn-off of the anti-leakage transistor T8; and the first initialization line 141 is located on a side of the active layer of the anti-leakage transistor T8 away from the base substrate 110, so as to facilitate connection with the first power line 151.
  • Figs. 4A- 4G are schematic diagrams of film layers of pixel driving circuits in an array substrate according to an embodiment of the present disclosure.
  • the array substrate 100 includes a base substrate 110 and a first semiconductor layer 310 on the base substrate 110.
  • the first semiconductor layer 310 includes an active layer of a driving transistor T1, an active layer of a data writing transistor T2, an active layer of a compensation transistor T3, an active layer of a first light emitting control transistor T4, an active layer of a second light emitting control transistor T5, an active layer of a first initialization transistor T7 and an active layer of a second initialization transistor T6.
  • the first semiconductor layer 310 can be made of low-temperature polycrystalline silicon (LTPS) material, so that the driving transistor T1, the data writing transistor T2, the compensation transistor T3, the first light emitting control transistor T4, the second light emitting control transistor T5, the first initialization transistor T7 and the second initialization transistor T6 have higher mobility and more stable source voltages.
  • LTPS low-temperature polycrystalline silicon
  • the array substrate 100 includes a first gate layer 320 located on the side of the first semiconductor layer 310 away from the base substrate 110; the first gate layer 320 includes a first reset signal line 191, a second reset signal line 192, a first electrode plate CE1, a gate line 180 and a first light emitting control line 171.
  • the first reset signal line 191 overlaps with the active layer of the first initialization transistor T7, and the part where the first reset signal line 191 overlaps with the first initialization transistor T7 can be used as the gate electrode of the first initialization transistor T7;
  • the second reset signal line 192 overlaps with the active layer of the second initialization transistor T6, and the part where the second reset signal line 192 overlaps with the second initialization transistor T6 can be used as the gate electrode of the second initialization transistor T6;
  • the gate line 180 overlaps with the active layer of the data writing transistor T2 and the active layer of the compensation transistor T3, respectively, and the part of the gate line 180 overlapping with the active layer of the data writing transistor T2 can be used as the gate electrode of the data writing transistor T2, and the part of the gate line 180 overlapping with the active layer of the compensation transistor T3 can be used as the gate electrode of the compensation transistor T3.
  • the first light emitting control line 171 overlaps with the active layer of the first light emitting control transistor T4 and the active layer of the second light emitting control transistor T5, respectively, and the part where the first light emitting control line 171 overlaps with the active layer of the first light emitting control transistor T4 can be used as the gate electrode of the first light emitting control transistor T4, the part where the first light emitting control line 171 overlaps with the active layer of the second light emitting control transistor T5 can be used as the gate electrode of the second light emitting control transistor T5.
  • the array substrate 100 further includes a second gate layer 330 located on a side of the first gate layer 320 away from the base substrate 110, and the second gate layer 330 includes a second gate line 172 and a second electrode plate CE2.
  • An orthographic projection of the second electrode plate CE2 on the base substrate 110 overlaps an orthographic projection of the first electrode plate CE1 on the base substrate 110 to form the storage capacitor Cst.
  • the array substrate 100 further includes a second semiconductor layer 340 located on a side of the second gate layer 330 away from the base substrate 110, and the second semiconductor layer 340 includes the active layer of the anti-leakage transistor T8.
  • the second semiconductor layer 340 may be made of an oxide semiconductor material (for example, indium gallium zinc oxide (IGZO)), so that the anti-leakage transistor T8 has a lower leakage current.
  • IGZO indium gallium zinc oxide
  • the array substrate 100 further includes a third gate layer 350 located on a side of the second semiconductor layer 340 away from the base substrate 110; the third gate layer 350 includes a second gate line 172 and a first initialization line 141.
  • the second gate line 172 overlaps with the active layer of the anti-leakage transistor T8, and the overlapping part of the active layer of the anti-leakage transistor T8 and the second gate line 172 can be used as the gate electrode of the anti-leakage transistor T8. Therefore, the anti-leakage transistor T8 has a double-gate structure, which can further reduce the leakage current.
  • the array substrate 100 further includes a first conductive layer 360 located on a side of the third gate layer 350 away from the base substrate 110; the first conductive layer 360 includes the second initialization line 142, a first connection block 361, a second connection block 362, a third connection block 363, a fourth connection block 364, a fifth connection block 365 and a sixth connection block 366.
  • the first initialization line 141 includes a first bent portion 141A, and the first bent portion 141A avoids the second electrode of the first initialization transistor T7, so that an orthographic projection of the first initialization line 141 on the base substrate 110 does not overlap with an orthographic projection of the second electrode of the first initialization transistor T7 on the base substrate 110.
  • An orthographic projection of the first connection block 361 on the base substrate 110 overlaps with the orthographic projection of the first initialization line 141 and the orthographic projection of the second electrode of the first initialization transistor T7 on the base substrate 110, respectively, and the first connection block 361 electrically connects the first initialization line 141 with the second electrode of the first initialization transistor T7. Therefore, the via hole connection structure between the first connection block 361 and the first initialization line 141 only needs to be punched in one insulating layer, so the manufacturing difficulty is low and the process is easier to control.
  • the via hole connection structure between the first connection block 361 and the second electrode of the first initialization transistor T7 has a large space, which can reduce the manufacturing difficulty and improve the yield.
  • the first connection block 361 is located on a side of the first initialization line 141 away from the base substrate 110.
  • the second connection block 362 is configured connect with the first electrode of the first light emitting control transistor T4 to serve as a relay connection electrode. Therefore, the anode 131 of the light emitting element 130 can be electrically connected to the first electrode of the first light emitting control transistor T4 by being connected to the second connection block 362, thus reducing the difficulty of directly connecting the anode 131 of the light emitting element 130 to the first electrode of the first light emitting control transistor T4.
  • the third connection block 363 is configured to be connected with the second power line 152, the second electrode plate CE2 and the second electrode of the second light emitting control transistor T5, which are formed later, so that the second power line 152 can be electrically connected with the second electrode plate CE2 and the second light emitting control transistor T5, respectively.
  • the fourth connection block 364 is configured to be connected with the first electrode plate CE1 and the first electrode of the anti-leakage transistor T8, respectively, so that the first electrode plate CE1 and the first electrode of the anti-leakage transistor T8 can be electrically connected.
  • the fifth connection block 365 is configured to be connected with the second electrode of the anti-leakage transistor T8 and the first electrode of the compensation transistor T3, respectively.
  • the sixth connection block 366 is configured to be connected with the data line 160 and the second electrode of the data writing transistor T2, respectively.
  • the array substrate 100 further includes a second conductive layer 370, which is located on a side of the first conductive layer 360 away from the base substrate 110; the second conductive layer 370 includes the data line 160 and the second power line 152.
  • the first initialization line 141 is located between the first reset signal line 191 or the second reset signal line 192 and the second initialization line 142 in the direction perpendicular to the base substrate 110.
  • FIG. 5 is a schematic plan view of an array substrate according to an embodiment of the present disclosure
  • FIG. 6 is a partial schematic diagram of an array substrate according to an embodiment of the present disclosure.
  • the base substrate 110 includes a display region 112 and a peripheral region 114 around the display region 112.
  • the pixel driving circuit 120 and the light emitting element 130 are located in the display region 112; a first power line 151 is located in the peripheral region 114.
  • the array substrate 100 further includes a first connection line 161 and a second connection line 162 located in the peripheral region.
  • the first initialization line 141 extends from the display region 112 to the peripheral region 114 and is connected with the first connection line 161.
  • the array substrate can connect the first initialization line 141 with the first power line 151 through the first connection line 161 and the second connection line 162.
  • the array substrate provided by this example can make the number of the second connection lines 162 between the first power line 151 and the first connection lines 161 less than the number of the first initialization signal lines 141, thus reducing the number of wirings in the peripheral region.
  • the first power line 151 is arranged around the display region 112, so both ends of each first initialization line 141 can be electrically connected with the first power line 151, so that the voltage drop of the first initialization line 141 can be further reduced, and the potentials of initialization signals reset to the anodes of different light emitting elements are the same, so that problems such as poor brightness uniformity and abnormal brightness jump can be avoided, and the display quality of the display device using the array substrate can be significantly alleviated.
  • the first connection line 161 includes a first sub-connection portion 161A extending along a second direction Y intersecting the first direction X; a second sub-connection portion 161B extending in the second direction; and a third sub-connection portion 161C extending along the first direction, one end of the third sub-connection portion 161C being electrically connected with the first sub-connection portion 161A, and the other end of the third sub-connection portion 161C being electrically connected to the second sub-connection portion 161B.
  • the first sub-connection portion 161A is located at a first side of the display region 112 in the first direction
  • the second sub-connection portion 161B is located at a second side opposite to the first side of the display region 112 in the first direction
  • the third sub-connection portion 161C is located at a side of the display region 112 in the second direction
  • one end of the first initialization line 141 is electrically connected with the first sub-connection portion 161A
  • the other end of the first initialization line 141 is electrically connected with the second sub-connection portion 161B.
  • the array substrate can reduce the voltage drop of the first initialization line 141, so that the potentials of initialization signals reset to the anodes of different light emitting elements are the same, thus avoiding the problems of poor brightness uniformity, abnormal brightness jump and the like, and thus significantly improving the display quality of the display device using the array substrate.
  • FIG. 7 is a schematic plan view of another array substrate according to an embodiment of the present disclosure.
  • a plurality of pixel driving circuits 120 may form a plurality of pixel driving rows 210, each pixel driving row 210 includes multiple pixel driving circuits 120 arranged in a first direction X, the plurality of pixel driving rows 210 arranged in the second direction Y intersecting the first direction X, and a plurality of first initialization signal lines 141 are provided, the plurality of first initialization signal lines 141 are configured to apply first initialization signals to the plurality of pixel driving rows 210.
  • the array substrate 100 further includes at least one interconnection line 230, which extends in the second direction and is connected to the plurality of first initialization signal lines 141, respectively. Therefore, the interconnection line 230 can further reduce the voltage drop of the first initialization line 141, and further make the potentials of initialization signals reset to the anodes of different light emitting elements the same, so that problems such as poor brightness uniformity and abnormal brightness jump can be avoided, and the display quality of the display device using the array substrate can be significantly improved.
  • the interconnection line 230 may be located in the second semiconductor layer 340, that is, the interconnection line 230 may be arranged in the same layer as the active layer of the anti-leakage transistor T8.
  • a plurality of pixel driving circuits 120 form a plurality of pixel driving columns 240, each pixel driving column 240 includes multiple pixel driving circuits 120 arranged in a second direction, and the plurality of pixel driving columns 240 are arranged in a first direction.
  • the array substrate 100 includes a plurality of interconnection lines 230 as mentioned above, and the plurality of interconnection lines 230 are arranged corresponding to the plurality of pixel driving columns 240. Therefore, the array substrate can further reduce the voltage drop of the first initialization line 141 by correspondingly arranging one interconnection line 230 in each pixel driving column 240.
  • the array substrate 100 further includes a plurality of second power lines 152, which are arranged corresponding to the plurality of pixel driving columns 240; in an area corresponding to one pixel driving circuit 120, an overlapping area of the orthographic projection of the second power line 152 on the base substrate 110 and the orthographic projection of the interconnection line 230 on the base substrate 110 is less than 50% of the area of the orthographic projection of the interconnection line 230 on the base substrate 110, so that the capacitance between the interconnection line 230 and the power line 152 can be reduced and the load of the power line 152 can be reduced.
  • the overlapping area of the orthographic projections of the second power line 152 and the interconnection line 230 on the base substrate 110 is less than 20% of the orthographic projection area of the interconnection line 230 on the base substrate 110, so that the capacitance between the interconnection line 230 and the power line 152 can be further reduced and the load of the power line 152 can be reduced.
  • FIG. 8 is a schematic plan view of another array substrate according to an embodiment of the present disclosure.
  • the base substrate 110 includes a display region 112 and a peripheral region 114 around the display region 112.
  • the pixel driving circuit 120 and the light emitting element 130 are located in the display region 112
  • the first power line 151 is located in the peripheral region 114
  • the first initialization line 141 extends from the display region 112 to the peripheral region 114 and is directly connected to the first power line 151.
  • FIG. 9 is a schematic plan view of another array substrate according to an embodiment of the present disclosure.
  • a plurality of pixel driving circuits 120 may form a plurality of pixel driving rows 210, each pixel driving row 210 includes multiple pixel driving circuits 120 arranged in a first direction X, the plurality of pixel driving rows 210 arranged in a second direction Y intersecting the first direction X, and a plurality of first initialization signal lines 141 are provided, the plurality of first initialization signal lines 141 configured to apply first initialization signals to the plurality of pixel driving rows 210.
  • the array substrate 100 further includes at least one interconnection line 230, which extends in the second direction and is connected to the plurality of first initialization signal lines 141, respectively. Therefore, the interconnection line 230 can further reduce the voltage drop of the first initialization line 141, and further make the potentials of initialization signals reset to the anodes of different light emitting elements the same, so that problems such as poor brightness uniformity and abnormal brightness jump can be avoided, and the display quality of the display device using the array substrate can be significantly improved.
  • a plurality of pixel driving circuits 120 form a plurality of pixel driving columns 240, each pixel driving column 240 includes multiple pixel driving circuits 120 arranged in a second direction, and a plurality of pixel driving columns 240 are arranged in a first direction.
  • the array substrate 100 includes a plurality of interconnection lines 230 described above, and the plurality of interconnection lines 230 are arranged corresponding to the plurality of pixel driving columns 240. Therefore, the array substrate can further reduce the voltage drop of the first initialization line 141 by correspondingly arranging one interconnection line 230 in each pixel driving column 240.
  • FIG. 10 is a schematic plan view of another array substrate provided by an embodiment of the present disclosure.
  • the array substrate 100 includes an interconnection line 230 extending in a second direction; unlike the array substrate shown in FIG. 2 , the interconnection lines 230 are connected with a plurality of second initialization signal lines 142, respectively. Therefore, the interconnection line 230 can further reduce the voltage drop of the second initialization line 142, thereby significantly improving the display quality of the display device using the array substrate.
  • FIG. 11 is an equivalent schematic diagram of a pixel driving circuit in another array substrate according to an embodiment of the present disclosure.
  • the first electrode plate CE1 of the storage capacitor Cst and the gate electrode of the driving transistor T1 are directly connected to the second node N2. Therefore, the first initialization transistor T6 can directly initialize the gate electrode of the driving transistor T1 and the first electrode plate CE1 of the storage capacitor Cst through the second node N2.
  • FIG. 12 is a schematic diagram of a display device provided by an embodiment of the present disclosure.
  • the display device 500 includes the array substrate 100 as mentioned above.
  • the array substrate can reduce the voltage difference between the anode and cathode of the light emitting element when initializing the anode of the light emitting element, the charge on the anode of the light emitting element can be quickly released, and the light emitting element can be turned off completely, so that the problems of stroboscopic and uneven brightness in low gray scale can be alleviated, and the contrast can be improved.
  • the first initialization signal and the second initialization signal of the array substrate can be transmitted by different initialization signal lines, thereby reducing the load on a single initialization signal line, reducing the voltage drop on a single initialization signal line, and further improving the brightness uniformity. Therefore, the display device can also improve the problem of stroboscopic and uneven brightness in low gray scale, and can improve the contrast and brightness uniformity.
  • the display device can be any product or component with display function, such as a smart phone, a tablet computer, a television, a monitor, a notebook computer, a digital photo frame, a navigator, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Electroluminescent Light Sources (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
EP21947438.4A 2021-06-29 2021-06-29 Substrat de réseau et appareil d'affichage Pending EP4207166A4 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2021/103008 WO2023272476A1 (fr) 2021-06-29 2021-06-29 Substrat de réseau et appareil d'affichage

Publications (2)

Publication Number Publication Date
EP4207166A1 true EP4207166A1 (fr) 2023-07-05
EP4207166A4 EP4207166A4 (fr) 2024-05-22

Family

ID=84690175

Family Applications (1)

Application Number Title Priority Date Filing Date
EP21947438.4A Pending EP4207166A4 (fr) 2021-06-29 2021-06-29 Substrat de réseau et appareil d'affichage

Country Status (4)

Country Link
US (1) US20240177662A1 (fr)
EP (1) EP4207166A4 (fr)
CN (1) CN115803884A (fr)
WO (1) WO2023272476A1 (fr)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10032413B2 (en) * 2015-05-28 2018-07-24 Lg Display Co., Ltd. Organic light emitting display
CN106710529B (zh) * 2016-12-19 2019-02-05 上海天马有机发光显示技术有限公司 一种像素驱动电路、驱动方法及有机发光显示面板
CN111489703B (zh) * 2019-01-29 2021-07-27 上海和辉光电股份有限公司 一种像素电路及其驱动方法和显示面板
CN211699668U (zh) * 2019-07-31 2020-10-16 华为技术有限公司 一种显示模组、显示驱动电路、电子设备
CN111105749B (zh) * 2020-01-15 2022-10-25 京东方科技集团股份有限公司 像素电路、像素驱动方法和显示装置
CN111489700B (zh) * 2020-05-29 2022-07-29 武汉天马微电子有限公司 一种显示面板、驱动方法及显示装置

Also Published As

Publication number Publication date
CN115803884A (zh) 2023-03-14
WO2023272476A1 (fr) 2023-01-05
EP4207166A4 (fr) 2024-05-22
US20240177662A1 (en) 2024-05-30

Similar Documents

Publication Publication Date Title
CN112967682B (zh) 一种显示面板及显示装置
EP4280201A1 (fr) Circuit d'attaque de pixels et son procédé d'attaque et panneau d'affichage
US11037491B1 (en) Display panel and display device
EP3588480B1 (fr) Circuit d'attaque de pixel et son procédé de commande, et structure de disposition de transistor
US20240169906A1 (en) Pixel Circuit, Driving Method Therefor, and Display Apparatus
CN113035133A (zh) 像素驱动电路、像素驱动电路的驱动方法和显示面板
KR100670140B1 (ko) 커패시터
KR20050113694A (ko) 유기전계 발광 표시 패널
CN113781963B (zh) 像素电路、显示面板及显示装置
WO2022133978A1 (fr) Panneau d'affichage, circuit de pixel et appareil d'affichage
JP2022534548A (ja) ピクセル補償回路、ディスプレイパネル、駆動方法、およびディスプレイ装置
US20210193778A1 (en) Display substrate and display device
CN114093319A (zh) 像素补偿电路、像素驱动方法及显示装置
CN115226412A (zh) 显示面板及显示装置
KR20050111922A (ko) 커패시터 및 이를 이용하는 발광 표시 장치
CN110707095A (zh) 显示面板
WO2023123237A1 (fr) Unité de pixel, substrat matriciel et panneau d'affichage
US12057063B2 (en) Pixel circuit, driving method, display substrate and display device
EP4207166A1 (fr) Substrat de réseau et appareil d'affichage
US20240206226A1 (en) Display substrate and display panel
CN111477174A (zh) 像素电路及其驱动方法、显示基板
CN114783372B (zh) 像素驱动电路、显示面板及显示装置
WO2024113713A1 (fr) Substrat d'affichage et appareil d'affichage
US20240177666A1 (en) Pixel driving circuit, array substrate and display device
WO2023178570A1 (fr) Substrat d'affichage, procédé d'attaque associé et appareil d'affichage

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20230329

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

A4 Supplementary search report drawn up and despatched

Effective date: 20240422

RIC1 Information provided on ipc code assigned before grant

Ipc: H10K 59/00 20230101ALI20240416BHEP

Ipc: G09G 3/3233 20160101AFI20240416BHEP

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)