EP4186239A1 - Circuits de codeur et de décodeur de transmission de contenus multimédias vidéo à l'aide d'une modulation de séquence directe à spectre étalé - Google Patents

Circuits de codeur et de décodeur de transmission de contenus multimédias vidéo à l'aide d'une modulation de séquence directe à spectre étalé

Info

Publication number
EP4186239A1
EP4186239A1 EP21898947.3A EP21898947A EP4186239A1 EP 4186239 A1 EP4186239 A1 EP 4186239A1 EP 21898947 A EP21898947 A EP 21898947A EP 4186239 A1 EP4186239 A1 EP 4186239A1
Authority
EP
European Patent Office
Prior art keywords
differential
signals
ssds
samples
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
EP21898947.3A
Other languages
German (de)
English (en)
Other versions
EP4186239A4 (fr
Inventor
Robert Steven Hannebauer
Robert J. Clark
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hyphy USA Inc
Original Assignee
Hyphy USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hyphy USA Inc filed Critical Hyphy USA Inc
Publication of EP4186239A1 publication Critical patent/EP4186239A1/fr
Publication of EP4186239A4 publication Critical patent/EP4186239A4/fr
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
    • H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
    • H04N21/238—Interfacing the downstream path of the transmission network, e.g. adapting the transmission rate of a video stream to network bandwidth; Processing of multiplex streams
    • H04N21/2383—Channel coding or modulation of digital bit-stream, e.g. QPSK modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/436—Interfacing a local distribution network, e.g. communicating with another STB or one or more peripheral devices inside the home
    • H04N21/4363—Adapting the video stream to a specific local network, e.g. a Bluetooth® network
    • H04N21/43637—Adapting the video stream to a specific local network, e.g. a Bluetooth® network involving a wireless protocol, e.g. Bluetooth, RF or wireless LAN [IEEE 802.11]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/438—Interfacing the downstream path of the transmission network originating from a server, e.g. retrieving encoded video stream packets from an IP network
    • H04N21/4382—Demodulation or channel decoding, e.g. QPSK demodulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/60—Network structure or processes for video distribution between server and client or between remote clients; Control signalling between clients, server and network components; Transmission of management data between server and client, e.g. sending from server to client commands for recording incoming content stream; Communication details between server and client 
    • H04N21/61—Network physical structure; Signal processing
    • H04N21/615—Signal processing at physical level

Definitions

  • the present invention relates generally to video and/or other media transport, and more particularly, to encoding and decoding of video media for transmission between a video source and a video sink using Code Division Multiple Access (CDMA) and spread spectrum direct sequence (SSDS) modulation.
  • CDMA Code Division Multiple Access
  • SSDS spread spectrum direct sequence
  • High definition video is typically generated in a number of different formats, including “720p”, “1080i”, “1080p” and more recently “4K”. With these formats, “i” refers to interlaced scanning and “p” refers to progressive scanning.
  • the amount of video data transmitted using any of the above-listed formats is enormous.
  • 720p the transmission rate is 1280 horizontal lines by 720 vertical lines or approximately 921,600 pixels per frame with a typical refresh rate of 50 or 60 frames per second.
  • the transmission of 1080i requires transmission of 1920 horizontal lines by 540 vertical lines, or 1,036,800 pixels per field, with two interlaced fields making up each frame, with a refresh rate ranging from 12.5 to 60 fields per second.
  • the transmission of 1080p involves 1920 horizontal lines by 1080 vertical lines, or 2,073,600 pixels per frame, and typically a refresh rate ranging from 30 to 60 frames per second.
  • 4K video transmission involves 3840 horizontal lines by 2160 vertical lines per frame with a typical refresh rate of 30 or 60 frames per second.
  • Video compression Given the huge amount of bandwidth needed for the transmission of video, various types of video compression are typically used, such as MPEG, AVC, and HEVC.
  • the problems with video compression include limited interoperability, increased implementation cost, added latency, and reduced image fidelity. As a result, some degree of picture quality is degraded when displaying compressed video versus uncompressed or visually lossless video.
  • a video transport capable of transmitting high-quality, high-definition video that is not compressed is therefore needed.
  • the present invention is directed to encoding and decoding circuits for video media that is transmitted between a video source and a video sink using Spread Spectrum Direct Sequence (SSDS) modulation-based Code Division Multiple Access (CDMA) channel sharing.
  • SSDS Spread Spectrum Direct Sequence
  • CDMA Code Division Multiple Access
  • L is a parameter defined as the length of codes used in the CDMA codebook.
  • the method and encoder circuit involve (a) constructing a video vector including N samples of first and second voltage values, the N samples derived from multiple sets of samples representative of multiple pixels respectively, (b) modulating each of the first and the second voltage values of the N samples in the video vector using L SSDS chips each from its respective code, each of the modulations involving conditionally either inverting or not inverting the first and second voltage values of the N samples depending on the state of the L corresponding SSDS chips respectively, and (c) generating a sequence of L differential level output signals, each one from an accumulation of the modulated first and second voltage values of the N samples that are conditionally either inverted or not inverted.
  • a decode circuit and method for applying the same set of mutually orthogonal SSDS codes to decode the L differential level signals into N samples involves (a) receiving the series of L differential level signals, (b) providing each received differential level signal to N decoder circuits, (c) providing N Spread Spectmm Direct Sequence (SSDS) chips from the corresponding codes to the N decoder circuits respectively, each of the N SSDS chips having either a first state or a second state, (d) for each of the N decoder circuits, demodulating by conditionally inverting or not inverting the differential level signals depending on whether the SSDS chip provided to each of the N decoder circuits is of the first state or the second state respectively, (e) for each of the N decoder circuits, accumulating the inverted or not inverted differential level signals at first and second storage locations; and (f) after L demodulation steps (d) and (e), presenting the N reconstructed samples, the N
  • SSDS N Spread Spectmm Direct Sequence
  • a decoder circuit and method for generating a sample video signal by decoding (L) signals of encoded video media using SSDS coding by generating an average voltage value derived from averaging voltage values stored on (L) storage devices arranged in a first bank, the (L) voltage values derived from multiplying the (L) signals with (L) SSDS chip values respectively.
  • FIG. 1 is a system diagram illustrating transmission of electromagnetic (EM) video signals from a digital video source to a digital video sink using spread spectrum direct sequence (SSDS)-based CDMA modulation (Spread- Spectrum Video Transport (SSVT)) in accordance with a non-exclusive embodiment of the invention.
  • SSDS spread spectrum direct sequence
  • SSVT Spread- Spectrum Video Transport
  • FIG. 2A is a logic block diagram of a Spread Spectrum Video Transmission (SSVT) transmitter and SSVT receiver connected by a transmission cable in accordance with a non- exclusive embodiment of the invention.
  • SSVT Spread Spectrum Video Transmission
  • FIG. 2B is a diagram of one possible permutation of video signals into vectors that are then modulated before transmission in accordance with a non-exclusive embodiment of the invention.
  • FIG. 3 is a logic block diagram of an encoder-distributor used in the SSVT transmitter in accordance with a non-exclusive embodiment of the invention.
  • FIG. 4 is a circuit diagram of an SSVT encoder in accordance with a non-exclusive embodiment of the invention.
  • FIG. 5A is a logic block diagram illustrating a receiver assembly for de-modulating P received differential pairs of EM level signals back into HDMI signals in accordance with a non- exclusive embodiment of the invention.
  • FIG. 5B is a logic block diagram illustrating another receiver assembly for de- modulating P received differential pairs of EM level signals back into HDMI signals in accordance with another non-exclusive embodiment of the invention.
  • FIG. 6 is a logic diagram of N decoder tracks for de-modulating one differential pair of EM level signals accordance with a non-exclusive embodiment of the invention.
  • FIG. 7 is a circuit diagram of a representative decoder track circuit in accordance with a non-exclusive embodiment of the invention.
  • FIG. 8 is a circuit diagram of another decoder circuit for decoding SSDS encoded media signals in accordance with another non-exclusive embodiment of the invention.
  • FIG. 9 is a timing diagram illustrating operation of the decoder circuit of FIG. 8 in accordance with a non-exclusive embodiment of the invention.
  • FIG. 10 illustrates a storage bank and control logic used in the decoder circuit of FIG. 8 in accordance with a non-exclusive embodiment of the invention.
  • CDMA Code Division Multiple Access
  • CDMA Code Division Multiple Access
  • SSDS Spread Spectrum Direct Sequence
  • SSDS Spread Spectrum Direct Sequence (SSDS) Modulation
  • SSDS Spread Spectrum Direct Sequence
  • the present invention is directed to circuits for encoding and decoding video media that is transmission between a video source and a video sink using spread spectrum direct sequence (SSDS) modulation-based Code Division Multiple Access (CDMA) channel sharing.
  • SSDS spread spectrum direct sequence
  • CDMA Code Division Multiple Access
  • a stream of time-ordered video samples containing color values and pixel related information is received from the video source and reconstructed for the video sink.
  • the number and content of input video samples received from the video source depends on the color space in operation at the source. Regardless of which color space is used, each video sample is representative of a sensed or measured amount of light in the designated color space.
  • the input video samples are repeatedly (1) “distributed” by assigning the input video samples into encoder input vectors according to a predetermined permutation and (2) encoded by applying an SSDS-based CDMA modulation to each of the multiple encoder input vectors, applying orthogonal codes, to generate multiple composite EM signals with noise-like properties. (3)
  • the EM signals are than transmitted over a transmission medium, such as an HDMI cable.
  • the incoming EM signals are decoded by applying an SSDS-based CMDA demodulation, applying the same orthogonal codes, to reconstruct the samples into output vectors and then (5) the output vectors are “collected” by assigning the reconstructed video samples from the output vectors to an output stream using the inverse of the predetermined permutation.
  • the original stream of time-ordered video samples containing color and pixel related information is conveyed from video source to video sink.
  • FIG. 1 a system 10 illustrating transmission of electromagnetic (EM) video signals from a digital video source to a digital video sink using spread spectrum direct sequence (SSDS)-based CDMA modulation in accordance with a non-exclusive embodiment of the invention is shown.
  • EM electromagnetic
  • SSDS spread spectrum direct sequence
  • the video source 12 includes an image sensor array 16, one or more analog-to-digital converters 18, an Image Signal Processor (ISP 20), and a video streamer 21 responsible for generating a stream of video samples 22.
  • the video source 12 may also optionally be connected to a video media storage device 24.
  • the storage device may be either proximate to the location of the image sensor array 16 or remote.
  • the video source 12 can be any device capable of capturing imaging information, such as but not limited to a video camera, an Infrared imaging device, an ultrasound imaging device, a magnetic resonance imaging (MRI) device, computed tomography, or just about any other type of imaging device capable of generating video information.
  • a video camera an Infrared imaging device
  • an ultrasound imaging device a magnetic resonance imaging (MRI) device
  • computed tomography a device capable of generating video information.
  • the image sensor 16 is any device capable of generating an electronic signal that is proportional to an amount of measured light.
  • the image sensor is a planar array of photodiodes. Each photodiode represents a pixel sample location in the planar array. The number of photodiodes in the planar array may widely vary and is dependent on the size of the image sensor 16.
  • a “4K” imaging sensor for instance, includes a photodiode array of 3840 horizontal lines by 1080 vertical lines, or a total of 4,147,200 photodiodes. An 8K imaging sensor will have 7,680 horizontal lines and 4,320 vertical lines, or 33,177,600 pixels per frame.
  • 4K and 8K are merely examples of resolution and the image sensor 16 may be any size, including less than 480, 480, 720, 1080, 4K, 8K.
  • the number of photodiodes in the array will of course vary accordingly.
  • the image sensor 16 continually repeats a sensing interval at a given refresh rate. During each sensing interval, each photodiode in the array generates for every pixel position an electrical voltage that is inversely proportional to the number of photons generated the photodiode. As a result, the array of photodiodes generates a set of voltages that collectively represent a frame. As the image sensor is continually refreshing at a given frame rate, multiple sets of voltages, each representing a frame, are continuously generated one after another.
  • the photodiode For each pixel position, the photodiode is provided between a capacitor and ground. Just prior to a sensing interval, the capacitor is pre-charged. When sensing, the photodiode generates a current that is proportional to the magnitude of light received. When little to no light is sensed, there is little to no capacitor discharge to ground through the photodiode. Conversely, if a large amount of light is sensed, then a large portion of the voltage on the capacitor is discharged. The voltage remaining on the capacitor following the exposure interval is therefore inversely proportional to the magnitude of the sensed light.
  • ADCs analog-to- digital converters
  • ADCs analog-to- digital converters
  • all the rows of the array 16 are sampled, typically one after the other from top to bottom, sometimes referred to herein as “row-major” order.
  • the ADCs 18 convert the sensed voltage into a digital value for the pixel position for each column in the array.
  • a frame is complete when all the rows of the array 16 have been sampled.
  • the above process it is repeated, in row-major order, on a frame-by-frame basis.
  • the net result is a string of digital values, with each digital value representative of a pixel position in a frame.
  • the size of the image sensor and the refresh rate are determinative of the number of digital values per frame. For example, a 4K or an 8K digital image sensor will measure 8,294,400 or 33,177,600 digital samples per frame, respectively.
  • each voltage may be converted by the analog-to-digital converters 18 into an 8 or 10 bit value. It should be understood that such bit values listed herein are merely illustrative and the number of bits used to represent the pixel voltage values may be more or less than 8 or 10.
  • the image sensor array 16 can be either monochromatic or color. In the case of the former, the digital values generated by the ADCs 18 are representative of only one color. With the latter, well known color techniques such as Bayer filtering is typically applied. With Bayer filtering, the individual photodiodes 16 are selectively covered with filters of a predetermined color (e.g., either Red (R) or Blue (B) or Green (G)). In alternative embodiments, CYGM (Cyan, Yellow, Green and Magenta) or CMY (Cyan, Magenta and Yellow) filtering may be used. Regardless of the type of filter used, the magnitude of the filtered light is measured at each sample position.
  • a predetermined color e.g., either Red (R) or Blue (B) or Green (G)
  • CYGM Cyan, Yellow, Green and Magenta
  • CMY Cyan, Magenta and Yellow
  • the ISP 20 is arranged to interpolate the string of digital values received from the ADC 18. By interpolation, the ISP 20 takes the information contained in the digital values for each pixel measurement and its geometric neighborhood and defines an estimate of the color of the corresponding pixel. To output full-color images in a specific color space (there are many), the ISP 20 interpolates the "missing" color values at each location. That is, given only a single- color measurement per pixel, the ISP algorithmically estimates the "missing" color values to create, for example, an RGB or YCbCr representation for the pixel.
  • the ISP 20 thus generates a set of samples 22 for a given pixel of a given frame, each set of samples 22 representative of the color values (either as measured and/or interpolated) for a given pixel position within the frame.
  • the contents of a given set of samples 22 may vary since there are many ways to represent color. In different embodiments, the information contained in each set of samples 22 may therefore vary.
  • RGB is considered full color, and other spaces such as YCbCr are approximations to full color that are smaller to transmit.
  • RGB provides three color values. With YCbCr, Y is the luminance component and Cb and Cr are the blue-difference and red- difference chroma values, respectively.
  • the video streamer 21 in response generates a sequence of time-ordered sets of samples 22.
  • each set of samples 22 output together represents the light measurement for one pixel location on the array 16.
  • the values and/or number of samples produced by the ISP per pixel location depends on the ISP implementation and, in particular, on the color space applied.
  • the output of the video streamer 21 is a continuous stream of time-ordered sets of samples 22, each representative of a pixel in a row, from left to right, in row-major order, frame after frame, so long as the array 16 is sensing.
  • the stream of sets of samples 22 is then processed, after transmission, by the video sink 14 to reconstruct the images sensed, frame-by- frame, by the image array sensor 16.
  • the stream of sets of samples 22 can be stored in a storage device 24.
  • the stream of sets of samples 22 can be transmitted at any time after the video stream was initially captured by the image sensor 16.
  • the stream of sets of samples 22 can be captured during one time interval and then either transmitted to the video sink 14 frame by frame for display and/or stored in storage unit 24 for transmission to the video sink 14 at some later point in time.
  • the video captured by the video source 12 can be displayed by the video sink 14 in a time-shifted manner.
  • An advantage for using SSVT in the context of image capture and display is that images are measured on intrinsically error-prone sensors and displayed on intrinsically noisy LED arrays and viewed by extremely complex and robust human vision systems.
  • the communication requirements for video are very different from the communication requirements for conventional digital artifacts such as spreadsheets and email, wherein bit-perfect transmission is required.
  • conventional video transmission treats a video signal just like another kind of (digital) document.
  • video signals are transmitted in an electrically robust manner.
  • any uncompensated errors occurring in the EM signal measurement at the receiver manifest in the reconstructed images as broad-spectrum temporal and spatial noise. Such white noise is more palatable to human cognition than are the blank screens, repeated images, and blocky compression artifacts that arise from conventional bit-serial transmission.
  • Fig. 1 further includes a transmit retimer 26 and a Spread Spectrum Video Transport (SSVT) transmitter (TX) 28 on the transmit side.
  • SSVT Spread Spectrum Video Transport
  • TX Spread Spectrum Video Transport
  • the retimer 26 is responsible for decoding or exposing the color component information (e.g., RGB values) from each of the sets of samples 22 in the stream generated by the video streamer 21.
  • the SSVT 28 is then responsible for (a) distributing the set of samples 22 into one of multiple encoder input vectors using a predetermined permutation, and (b) applying SSDS modulation to each of the multiple encoder input vectors and (c) encoding the multiple input vectors with SSDS-based CDMA coding to generate sequences of EM level signals, and (d) then transmitting the sequences of EM level signals over multiple EM pathways or a transmission medium, such as an HDMI cable, towards the video sink 14.
  • a SSVT receiver (RX) 30, a retimer 32 and a video sink 14 are provided on the receive side.
  • the function of the SSVT receiver (RX) 30 and the retimer 32 are the complement of the retimer 26 and SSVT transmitter 28 on the transmit side. That is, the SSVT receiver RX 30 (a) receives the sequences of EM level signals from the multiple EM pathways of the transmission medium, (b) decodes each sequence by applying SSDS-based CDMA demodulation to reconstmct the video samples in multiple output vectors, and (c) collects the samples from the multiple output vectors into a reconstruction of the original stream of sets of samples 22 using the same permutation used to distribute the input samples into input vectors on the transmit side.
  • the retimer 32 then transforms the reconstructed output samples into a format that is suitable for display by the video sink 14 or for storage on the receive side for display in a time-shifted mode.
  • the SSDS modulation and demodulation is performed in the analog or electromagnetic (“EM”) domain.
  • the stream of sets of input samples 22 are distributed at a first clock rate (pix-clk) to create encoder input vectors according to a predetermined permutation.
  • SSDS-based CDMA modulation is then applied to each of the encoder input vectors, resulting in the generation of an encoded “EM” signal for each encoder input vector.
  • the EM signals are then transmitted over the transport in parallel at a second clock rate (SSVT_clk).
  • Applying spreading (SSDS) to each sample in the encoder input vectors provides electrical resiliency, but at the expense of bandwidth per sample.
  • CDMA modulating a set of mutually orthogonal codes and transmitting all of the resultant EM signals simultaneously
  • FIG. 2A is a logic block diagram of the SSVT transmitter 28 and SSVT receiver 30 connected by a transmission medium 34.
  • the SSVT transmitter 28 includes a distributor 40 and multiple encoders 42.
  • the SSVT receiver 30 includes multiple decoders 44 and a collector 46.
  • the distributor 40 of the SSVT receiver 30 is arranged to receive the color information (e.g., R, G, and B values) exposed in the input sets of samples 22.
  • the distributor 40 takes the exposed color information for the incoming sets of samples 22 and builds multiple encoder input vectors according to a predefined permutation.
  • the color information e.g., R, G, and B values
  • the transmission medium 34 can be a cable such as HDMI, fiber optic or wireless.
  • One of the multiple encoders 42 is assigned to one of the four vectors V 0 , V 1 , V 2 and V 3 respectively.
  • Each encoder 42 is responsible for encoding sample values contained in the corresponding encoder input vector and generating an EM signal that is sent over one of the parallel pathways on the transmission medium 34.
  • FIG. 2B a diagram of one possible permutation implemented by the distributor 40 for building four vectors V 0 , V 1 , V 2 and V 3 is shown.
  • Each of the vectors includes N samples of color information.
  • the exposed color information for the sets of samples 22 is “RGB” respectively.
  • the exposed RGB samples of the sets of samples 22 in this example are assigned to vectors V 0 , V 1 , V 2 and V 3 from left to right.
  • the “R”, “G” and “B” values of the left most sample and the “R” signal of the next set of samples 22 are assigned to vector V 0
  • the next (from left to right) “G”, “B”, “R” and “G” values of the next sample 22 are assigned to vector V 1
  • the next (from left to right) “B”, “R”, G” and “B” values are assigned to vector V 2
  • the next (from left to right) “R”, “G”, “R” and “R” values are assigned to vector V 3 .
  • the number of N samples may widely vary.
  • N 60.
  • Vector V 0 includes Samples P 0 , N 0 through P 0 , N N-1 ;
  • Vector V 1 includes Samples P 1 , N 0 through P1, N N-1 ;
  • Vector V 2 includes Samples P 2 , N 0 through P 2 , N N-1 ;
  • Vector V 3 includes Samples P 3 , N 0 through P 3 , N N-1 ⁇
  • the number of samples N may be more or less than 60.
  • the exposed color information for each set of samples 22 can be any color information (e.g., Y, C, Cr, Cb, etc.) and is not limited to RGB.
  • the number of EM pathways over the transmission medium 34 can also widely vary. Accordingly, the number of vectors V and the number of encoders 42 may also widely vary from just one or any number larger than one. [0057] It should also be understood that the permutation scheme used to construct the vectors, regardless of the number, is arbitrary. Any permutation scheme may be used, limited only by whatever permutation scheme that is used on the transmit side is also used on the receive side. [0058] Referring to Fig. 3, a logic block diagram of the SSVT transmitter 28 is illustrated.
  • the distributor-encoder 40 includes an assembly bank 50, a staging bank 52, a presentation bank 54 and a frame controller 56.
  • An encoder block 60 includes a bank of Digital-to-Analog converters (DACs) 62 and four encoders 42, one for each EM pathway on the transmission medium 34.
  • DACs Digital-to-Analog converters
  • the distributor 40 is arranged to receive the exposed color information (e.g., RGB) for the stream of sets samples 22, one after the other.
  • the assembly bank 50 builds the four vectors V 0 , V 1 , V 2 and V 3 from the exposed color information (e.g. RGB) for the incoming stream of sets of samples 22.
  • the sets of samples 22 are received, they are stored in the assembly bank 50 according to the predetermined permutation.
  • the distributor 40 may use any number of different permutations when building the vectors containing N samples each.
  • the staging bank 52 facilitates the crossing of the N samples of each of the four vectors V 0 , V 1 , V 2 and V 3 from a first clock frequency or domain used by the retimer 26 into a second clock frequency or domain used for the encoding and transmission of the resulting EM level signals over the transmission medium 34.
  • the samples representing exactly 80 sets of RGB samples are contained in the four encoder input vectors V 0 , V 1 , V 2 and V 3 .
  • the first clock frequency can be faster, slower or the same as the second clock frequency.
  • the first clock frequency f_pix is determined by the video format selected by the video source 12.
  • the input clock (pix_clk) oscillates at one rate
  • the SSVT clock (ssvt_clk) oscillates a different rate. They can be the same or different.
  • the spreading arises because N input samples (individual color components) are assigned to an input vector; then the encoder performs the forward transform (SSDS-based CDMA) while the next input vector is prepared.
  • the presentation bank 54 presents the N samples (N 0 through N -1 ) of each of the four encoder input vectors V 0 , V 1 , V 2 and V 3 to the encoder block 60.
  • the controller 56 controls the operation and timing of the of the assembly bank 50, the staging bank 52, and the presentation bank 54.
  • the controller is responsible for defining the permutation used and the number of samples N when building the four encoder input vectors V 0 , V 1 , V 2 and V 3 .
  • the controller 56 is also responsible for coordinating the clock domain crossing from the first clock frequency to the second clock frequency as performed by the staging bank 52.
  • the controller 56 is further responsible for coordinating the timing of when the presentation bank 54 presents the N samples (N 0 through N -1 ) of each of the encoder input four vectors V 0 , V 1 , V 2 and V 3 to the encoder block 60.
  • DACs Digital-to-Analog Converters
  • Each DAC 62 converts its received sample from the digital domain into a differential pair of voltage signals having a magnitude that is proportional to its incoming the digital value.
  • the output of the DACs 62 range from a maximum voltage to a minimum voltage.
  • the four encoders 42 are provided for the four encoder input vectors V 0 , V 1 , V2 and V 3 respectively.
  • Each encoder 42 receives the differential pair of signals for each of the N samples (N 0 through N -1 ) for its encoder input vector, modulates each of the N differential pair of voltage signals using an orthogonal SSVT “chip”, accumulates the modulated values and then generates a differential EM level output signal. Since there are four encoders 42 in this example, there are EM level signals (Level 0 through Level 1 ) that are simultaneously transmitted over the transmission medium 34.
  • a sequencer circuit 65 coordinates the timing of the operation of the DACs 62 and the encoders 42.
  • the sequencer circuit 65 is responsible for controlling the clocking of the DACs 62 and the encoders 42. As described in detail below, the sequencer circuit 65 is also responsible for generating two clock phase signals, “clk 1” and “clk 2”, that are responsible for controlling the operation of the encoders 42.
  • the encoder circuit 42 includes a plurality of multiplier stages 70 and an accumulator stage 72 that includes a differential amplifier 74.
  • Each multiplier stage 70 is arranged to receive at first (+) and second (-) terminals a differential pair of sample signals (+Sample N-1 /-Sample N-1 through +Sample 0 / -Sample 0 ) from one of the DACs 66 respectively.
  • Each multiplier stage 70 also includes a terminal to receive a Spread Spectrum Direct Sequence (SSDS) “chip”, an inverter 72, sets of switches S1-S1, S2-S2 and S3-S3, sets of switches driven by clk 1 and clk 2, and a first storage device C1 on a first voltage rail and a second storage device C2 on a second voltage rail.
  • SSDS Spread Spectrum Direct Sequence
  • each multiplier stage 70 modulates its received differential pair of analog signals by conditionally multiplying by either (+1) or (-1), depending on a value of a received SSDS chip. If the SSDS chip is (+1), then when clk 1 is active, switch pairs S1-S1 and S3-S3 close, while switch pair S2-S2 remain open. As a result, both the differential pair of +/- samples are stored on the storage devices C1 and C2 without any inversion (i.e., multiplied by +1) respectively. On the other hand, if the SSDS chip is (-1), then the complement of the above occurs.
  • switch pair S1-S1 open, while switch pairs S2-S2 and S3-S3 close when clk 1 is active.
  • the differential pair of samples are inverted (multiplied by -1) and stored on C1 and C2, respectively.
  • the accumulator stage 72 operates to accumulate the charges on the storage devices C1 and C2 for all of the multiplier stages 70.
  • clk 1 transitions to inactive and clk 2 transitions it active, then all the clk 1 controlled switches (S4-S4) close and the clk 2 controlled switches (S5-S5, S6-S6) open.
  • all the charges on the first storage devices C1 of all the multiplier stages 70 are amplified by amplifiers 78 and accumulated on a first input of the differential amplifier 74, while all the charges on the second storage devices C2 of all the multiplier stages 70 are amplified by amplifiers 78 and accumulated on a second input of the differential amplifier 74.
  • the differential amplifier 74 generates a pair of differential electro-magnetic (EM) level signals.
  • EM electro-magnetic
  • the SSVT RX 30 is responsible for decoding the stream of four differential EM level output signals received over the transmission medium 34 back into a format suitable for display.
  • the video content e.g., signals S
  • the video capture by the video source 12 can be re-created by the video sink 14.
  • the decoded video information can be stored for display at a later time in a time shifted mode.
  • the SSVT RX 30 performs the inverse of the SSVT TX 28 on the transmit side.
  • the SSVT RX 30 uses four decoders 80 and a collector 46.
  • the decoders 80 reconstruct the four differential EM level output signals into four decoder output vectors.
  • the collector 46 assigns the samples of the decoder output vectors to the original stream of sets of samples 22, which each include S reconstructed samples corresponding to the original S samples at that location in the stream.
  • the P decoders 80 (labeled 0 through P-1) are arranged to receive differential EM level signals Level 0 through Level P-1 respectively.
  • each of the decoders 80 generates N differential pairs of reconstructed samples (Sampleo through Sample N-1 ).
  • Reconstruction banks 82 sample and hold each of the differential pairs of N reconstructed samples (Sampleo through Sample N-1 ) for each of the four decoder output vectors V 0 , V 1 , V 2 and V 3 at the end of each decoding interval respectively.
  • An Analog-to-Digital Converter (ADC) 84 is provided for each of the N samples (Sampleo through Sample ⁇ ) for each of the four vectors V 0 , V 1 , V 2 and V 3 respectively.
  • Each ADC converts its received differential pair of voltage signals into a corresponding digital value, resulting in digital samples (Sample N-1 through Sample 0 ) for each of the four vectors V 0 , V 1 , V 2 and V 3 respectively.
  • the collector 46 includes a staging bank 86 and a disassembly bank 88.
  • the staging bank 86 receives all the reconstructed samples (N n-1 through No) for each of the four decoder output vectors V 0 , V 1 , V 2 and V 3 .
  • the stream of sets of reconstructed samples 22 is then provided to the retimer 32, which reformats the video signal.
  • the output of the retimer 32 is therefore a recreation of the sequence of time-ordered sets of samples 22.
  • the video sink 14 includes a bank of DACs 103 and a video display 85.
  • the bank of DACs 103 is responsible for converting the samples 22 in the digital domain back into the analog domain.
  • a DAC 103 is provided for each row in the display 85. Once the samples 22 are converted into the analog domain, they are displayed on the video display 85 in a well-known manner.
  • SSVT RX 30 also includes a channel aligner 87 and a collector controller 89, which receives framing information and aperture information from each decoder 80. In response, the collector controller 89 coordinates the timing of the staging bank 86 and/or the disassembly bank 88 to ensure that all the samples presented to the disassembly bank come from a common time interval in which the level signals were sent by the SSVT TX 28. As a result, (a) the disassembly by the bank 88 may be delayed until all samples are received and (b) the individual channels of the transmission medium 34 do not necessarily have to all be the same length since the disassembly bank 88 compensates for any timing differences.
  • FIG. 6 is a logic diagram for one of the four encoders 80.
  • the encoder 80 includes differential amplifier 92 and sample and hold circuit 94 arranged to receive, sample and hold one of the four differential EM level signals received over the transmission medium 34.
  • the sampled EM level signals are then provided to each of N decoder track circuits 96 (N n-1 through No).
  • a sequencer controller 98 provides the same SSDS chip to each of N decoder track circuits 96 that was applied on the transmit side respectively.
  • the sample outputs (N n-1 through No) are provided to the reconstruction bank 82.
  • the same SSDS chip that was used on the transmit side is used by each of the decoder track circuits 96.
  • the demodulated sample N n-1 through N 0 is the same as prior to modulation on the transmit side.
  • the collector controller 89 is responsible for keeping track of any permutations and making sure that disassembly bank 88 applied the same permutation that was used in constructing the vectors V 0 , V 1 , V 2 and V 3 on the transmit side.
  • the collector controller 89 of each of the decoders 80 also generates a number of control signals, including a strobe signal, an end of bank (eob) signal, an aperture signal and a framing signal.
  • the strobe signal is provided to the ADCs 84 and indicates the timing of when the analog-to-digital conversion process of a given reconstruction bank contents may begin.
  • the eob signal is provided to the reconstruction bank 82 and signifies the timing for when the staging bank 86 is completely full with samples. When this occurs, the eob signal is asserted, clearing both the decoder tracks 96 and the staging bank 86 in anticipation of a next set of reconstructed samples (N n-1 through No).
  • the aperture control signal is provided to the sample and hold circuit 94, and the framing signal is provided to the channel aligner 87 and the collector controller 89.
  • the ADCs 84 convert the decoded samples into the digital domain and the ADCs 103 in the video sink 14 convert the ordered sets of samples 22 back into the analog domain just prior to display.
  • FIG. 5B an alternative embodiment is shown where the sample outputs from the reconstruction banks 82 remain in the analog domain, thus eliminating the need to for the ADC 103 and other componentry.
  • the ADCs 84, disassembly bank 88, and retimer 32 are optionally eliminated.
  • the analog sample outputs are provided to the staging bank 86, which performs the same permutation on the samples used when the vectors V 0 through V 3 were constructed on the transmit side.
  • the sample outputs of the staging bank 86 are then used to directly drive a display 85 of the video sink through an optional level shifter (not illustrated).
  • a level shifter may be used to scale the scale the voltages of the video sample outputs of the staging bank as needed. Any suitable level shifters may be used, as known in the art, such as latch type or inverter type.
  • the collector controller 89 performs several functions.
  • the collector controller 98 is responsible for keeping track and providing to the staging bank 86 the proper permutation selection to use.
  • the collector controller 89 may also provide gain and gamma values to the display 85. Gain determines how much amplification is applied and the gamma curve relates the luminous flux to the perceived brightness, which linearizes human’s optical perception of the luminous flux.
  • the framing signal signifies the timing for constructing video frames on the display 85.
  • the inversion signal may optionally be used to control the level shifter to invert or not invert the video sample outputs, as may be required by some types of display panels such as OLEDs.
  • a level shifter is used, the output of the level shifter is typically latched.
  • a latch signal may be used to control the timing of the latching and release of any level shifted the video sample output signals.
  • the gate driver control signal is used to the gate driver circuitry typically used to drive the horizontal rows of many displays.
  • the decoder track circuit 96 includes a multiplier portion 100 and an accumulator portion 102.
  • the multiplier portion 100 includes a first pair of switches S1- S1, a second pair of switches S2-S2, a third pair of switches S3-S3 and a pair of capacitors C1-C1 on first (positive) and second (negative) power rails respectively.
  • the accumulator portion 102 includes additional pairs of transistors S4-S4, S5-S5, S6-S6 and S7-S7, an operational amplifier 104, and a pair of capacitors C F and C F on the first (positive) and second (negative) power rails respectively.
  • a differential EM level signal pair is received at the first level input (level +) terminal and a second level input (level -) terminal.
  • the differential EM level signal pair is demodulated in the multiplier portion 100 by conditionally inverting by multiplying by either (1) or negative (-1), depending on the value of the received SSDS chip.
  • the SSDS chip has a value of (+1), then transistor pairs S1-S1 and S3-S3 close, while S2-S2 remain open, when clk 1 is active.
  • the voltage values at the first level input (level +) terminal and the second level input (level -) are passed onto and stored by the two capacitors C1 and C1 on the positive and negative rails respectively. In other words, the input values are multiplied by (+1) and no inversion takes place.
  • the SSDS chip has a value of -1, then the S1-S1 switches are both off, while the switches S2-S2 and S3 -S3 are all turned on when clk 1 is active.
  • the voltage values received at the positive or first (+) terminal and the negative or second (-) terminal are swapped.
  • the input voltage value provided at the first or positive terminal is directed to and stored on the capacitor C1 on the lower negative rail, while the voltage value provided on the second or (-) terminal is switched to and stored on the capacitor C1 on the positive upper rail.
  • the received voltage values at the input terminals are thereby inverted or multiplied by (-1).
  • the accumulated charge on the two capacitors C1 and C1 are also passed on to the capacitors CF and CF on the upper or positive rail and the lower or negative rail when C1k 2 is active.
  • the charges on the capacitors C1 and C1 on the upper and lower rails are accumulated onto the two capacitors CF and CF on the upper and lower rails, respectively.
  • the transistor pair S7-S7 are both closed, shorting the plates of each of the capacitors CF and CF.
  • the accumulated charge is removed, and the two capacitors CF and CF are reset and ready for the next demodulation cycle.
  • the decoder track 96 reconstructs incoming level samples over a succession of L cycles, demodulating each successive input level with the successive SSDS chips of that track's code. The results of each of the L demodulations is accumulated on the feedback capacitor CF. When eob is asserted during clkl corresponds to the first demodulation cycle of the decoding cycle, CF is cleared after eob such that it can begin again accumulating from zero volts or some other reset voltage.
  • the value of L is a predetermined parameter. In general, the higher the parameter L the greater the SSDS process gains and the better the electrical resiliency of the transmission of the SSVT signals over the transmission medium 34. On the other hand, the higher the parameter L, the higher the required frequency for the application of the SSVT modulation, which may compromise the signal quality due to insertion losses caused by the transmission medium 34.
  • the above-described demodulation cycle is repeated over and over with each of the four decoders 80.
  • the net result is the recovery of the original string of time-ordered sets of samples 22, each with their original color content information (i.e., a set of S samples).
  • the sets of samples 22 are then processed and displayed on the display 85 of video sink 14 as is well known in the art.
  • the recovered sets of samples 22 can be stored on the received side for display in a time-shifted mode.
  • a passive multiply-accumulator decoder may optionally be used in the decoder blocks 80 as described with respect to Fig. 5A.
  • the passive multiply-accumulator processes groups of (L) differential pairs of samples of video media that are received over the transmission medium 34, where (L) is the length of the SSDS code used for encoding the media prior to transmission.
  • This decoder is passive since no active components, such as amplifiers, are used in the decoding process.
  • This decoder also characterized as being a multiply-accumulator because the product result of the (L) differential pairs of samples and their corresponding SSDS chip value are accumulated or stored on multiple storage devices (e.g., capacitors) during the decoding process.
  • the passive multiply-accumulator encoder 120 includes a chip multiplier stage 122, a first storage bank A, including a (+) set of (L) capacitors and a (-) set of (L) capacitors, and a first pair of capacitors 129.
  • a differential amplifier 124 having a positive (+) input terminal and a negative input terminal (-) is also provided.
  • the negative (- ) input terminal is selectively coupled to the (+) set of capacitors (L) through a first of the capacitors 129, while the positive (+) input terminal is selectively coupled to the (-) set of (L) capacitors through the second of the capacitors 129.
  • a pair of reset elements 128 located on feedback paths coupled between the (+/-) outputs and (-/+) inputs of the differential amplifier 124 are also provided respectively. By providing negative feedback between the (+/-) outputs and (-/+) inputs, the gain of the differential amplifier 124 can be set.
  • the reset elements 128 each include a capacitor and a switch (not shown).
  • the chip multiplier stage 122 is configured to sequentially receive over the transmission medium 34 differential pairs of samples of video media that have been encoded by the encoder 28 using Spread Spectrum Direct Sequence (SSDS) coding as previously described.
  • the chip multiplier stage 122 is also configured to receive SSDS chip values specified by the mutually orthogonal SSDS codes used to encode the differential pairs of samples by the encoder 28 respectively.
  • the channel aligner 87 is responsible for applying the correct SSDS chip value to each of the received differential pair samples respectively.
  • one differential pair sample is received with each clock cycle of the sampling clock Fssvt.
  • the chip multiplier stage 122 performs the following:
  • the multiplier is either (+1) or (-1). If the chip value is a first state (e.g., “1”), the multiplier is (+1). If the chip value is a second state (e.g., “0”), then the multiplier is (-1); and
  • the passive multiply- accumulator encoder 120 operates to generate a decoded, differential, video media sample output (i.e., a Sample P-1 , N-1 +, Sample P-1 , N-1 -). This is accomplished with the assertion of an “averaging” control signal, which causes:
  • the decoded, differential, video media sample is thus represented by the difference between the average voltages accumulated on first and second capacitors 129 coupled to the positive and negative terminals of the differential amplifier 124 respectively.
  • the differential amplifier 124 acts to amplify the voltage difference between the positive and negative terminals, while suppressing any common voltage between the two. With the additional current gain, the decoded, differential, video media sample is better suited to drive the reconstruction banks 82, as illustrated in Fig. 5A or 5B.
  • the frequency of the differential amplifier 124 does not need to operate at the same frequency Fssvt that is used for sampling the incoming the (L) differential samples. Since an averaging operation is performed for every (L) incoming samples, the frequency of the differential amplifier 124 need be only Fssvt/L. By reducing the speed/settling time requirements of the differential amplifier 124, the power required to perform the function is reduced.
  • the reset circuits 128 for the differential amplifier 124 are provided to initialize or reset the voltage on the capacitors 129 at the (+/-) inputs of the differential amplifier to zero volts or some other reset voltage value with each Fssvt/L cycle. Without a reset prior to each averaging operation, the differential amplifier 124 would act as an integrator and accumulate differential voltage inputs it receives over time rather than simply amplifying the differential inputs it receives for a single averaging operation.
  • storage bank A cannot be used for storing multiplication product charges for incoming differential samples during averaging operations. As a result, processing delays may be incurred.
  • the passive multiply-accumulator encoder 120 may optionally also include a second storage bank B including (L) sets of (+) and (-) capacitors, a second differential amplifier 126, a second set of capacitors 129, a pair of reset circuits 128, and a multiplexor 130.
  • the second storage bank B, the differential amplifier 126, second set of capacitors 129, and the reset circuits 128, all operate essentially the same as their counterparts as described above. A detailed explanation of these components is, therefore, not provided herein for the sake of brevity.
  • the two storage banks A and B are alternatively used. While one is sampling, the other is averaging, and vice-versa.
  • processing delays are reduced in at least two ways. First, multiple sets of incoming (L) differential pairs of signals can be received, multiplied, and stored without interruption. Second, any speed/settling time requirements of the differential amplifiers following an averaging operation are effectively negated since one bank is always sampling while the other is averaging and vice versa.
  • control signals include:
  • a bank select control signal is provided to the multiplexer 130. Accordingly, when one bank is sampling and storing, the multiplexer 130 selects the differential amplifier output (either 124 or 126) of the other bank that is averaging. By transitioning the bank select control signal to coincide with transitions of the sample/average control signal, the output of the multiplexor 130 is always selected to pick the capacitor bank that is averaging. As a result, decoded, differential, video media samples are continually generated so long as the chip multiplier stage 122 is receiving incoming differential input signals.
  • FIG. 9 a timing diagram illustrating the alternating nature of the operation of the two-bank embodiment of the passive multiply- accumulator encoder 120 is illustrated.
  • the two capacitor banks A and B alternative between sampling and averaging. From left to right, the capacitor bank A initially samples, then averages and outputs results to the capacitors 129 of the differential amplifier 124, then samples again. Simultaneously, the capacitor bank B performs the complement, meaning it initially averages and outputs results to the differential amplifier 126, then samples, and then averages and outputs results to the differential amplifier 126. This alternating pattern is continually repeated by transitioning the state of the average/control signal every (L) clock cycles of Fssvt. As a result, a plurality of output, decoded, differential, video media samples are continually generated.
  • an exemplary storage bank 140 (e.g., either A or B) and control logic is illustrated.
  • the storage bank 140 would include 128 stages, labeled in the drawing 1 through (L). Each stage includes a first pair of switches (S1- S1), a second pair of switches (S2-S2), and complementary capacitors C(+) and C(-).
  • Each stage is also configured to receive an output from a control logic unit 148 for controlling the opening/closing of the first pair of switches S1-S1.
  • the control logic unit 148 includes a circulating shift-register of (L) bits in length that circulates a single “1” bit around to the (L) stages respectively. The position of the “1” bit at any point in time selects which of the (L) stages is to be used for sampling for the multiplication product of a given differential pair input. By circulating the “1” bit to substantially coincide with (L) Fssvt clock cycles, (L) samples are collected on the (L) stages respectively.
  • the pulse width of the single “1” bit may be the same or somewhat less than the pulse width of the Fssvt clock. By using a smaller pulse width, any overlap between sampling capacitors of adjacent stages (L) being partially on is avoided or mitigated.
  • Each stage also has an input terminal configured to receive either the sample/average control signal for capacitor bank A, or the complementary average/sample control signal for capacitor bank B. With both banks, this control signal is used for controlling the opening/closing of the second set of switches S2-S2. [0114] During sampling, the sample/average for capacitor bank A (or average/sample for capacitor bank B) signal is held in the sampling state. As a result, the switches S2-S2 remain open.
  • control logic unit 148 sequentially circulates the single “1” bit for the stages (L) through (1) respectively. As a result, only one stage is selected per Fssvt clock cycle. For the selected stage, the switches S1-S1 are closed, allowing the charge values commensurate with the multiplication product results for the currently received differential pair sample to be received and stored on the C(+) and C(-) capacitors of the selected stage respectively.
  • the sample/average signal for storage bank A transitions to the averaging state and the control logic unit 148 stops the circulation of the “1” bit.
  • the switches S1-S1 of all (L) stages are opened, and the switches S2-S2 of all (L) stages are closed. Consequently, the charge on the complementary capacitors C(+) and C(-) of all (L) stages is “dumped” (i.e. averaged) onto the capacitors 129 at the (-) and (+) terminals of the corresponding differential amplifier respectively respectively.
  • the storage banks A and B as described above are symmetrical and both include (L) stages, it should be understood that this is by no means a requirement. On the contrary, the A and B storage banks do not need to be complete replicas. There is only the need to have enough duplication to satisfy the requirement that a continuous stream of differential input samples can be handled. For instance, one or both storage banks can have fewer than (L) stages. In alternative embodiments, only a small number of stages in multiple storage banks need to be duplicated. The number of potential duplicate stages just needs to be sufficient to ensure completion of averaging operations into input capacitor 129 of the output amplifier. Outputting of the result (by the amplifier) of one bank can be done during sampling of the next even though they share the storage elements, because the output amplifier “stands alone” after the evaluation is completed.
  • each storage bank does not necessarily need a corresponding differential amplifier.
  • the inputs from multiple storage banks to a given differential amplifier can be multiplexed, reducing the number of differential amplifiers that are needed.
  • the various above-described embodiments of the passive multiply-accumulator decoder 120 are essentially a “drop-in” replacement for the N decoders that are used in the decoder blocks 80 as illustrated in Fig. 5 A and Fig. 5B.
  • N decoder circuits (N 0 through N -1 ) are provided per decoder block 80.
  • Each of the N decoder circuits is configured to sequentially receive differential level samples (+/- Level Signals). As the differential level signals are received, each of the N passive multiply-accumulator decoder circuits 120 applies the same unique SSDS code of the mutually orthogonal SSDS code used for encoding for the level position (P) and sample position (N) on the transmit side.
  • each of the passive multiply-accumulator decoder circuits 120 generates a differential pair of samples for its given P and N position.
  • a complete set of differential samples from (Sample 0 + , sample 0- to Sample P-1 , N-1 +, Sample P-1 is generated and provided to the reconstruction banks 82 as shown in Fig. 5A and Fig. 5B.
  • the encoders and decoders are described with respect to differential signals. It should be noted, however, that this is by no means a requirement.
  • the encoders and decoders can be configured to operate and process non-differential signals (i.e., a single signal) as well.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Television Systems (AREA)
  • Color Television Systems (AREA)

Abstract

La présente invention concerne globalement la transmission de contenus multimédias vidéo ou autres, et plus particulièrement, le codage et le décodage de contenus multimédias vidéo qui ont été transmis entre une source vidéo et un récepteur vidéo à l'aide d'une modulation de séquence directe à spectre étalé (SSDS).
EP21898947.3A 2020-11-25 2021-11-18 Circuits de codeur et de décodeur de transmission de contenus multimédias vidéo à l'aide d'une modulation de séquence directe à spectre étalé Pending EP4186239A4 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202063118320P 2020-11-25 2020-11-25
PCT/US2021/059966 WO2022115312A1 (fr) 2020-11-25 2021-11-18 Circuits de codeur et de décodeur de transmission de contenus multimédias vidéo à l'aide d'une modulation de séquence directe à spectre étalé

Publications (2)

Publication Number Publication Date
EP4186239A1 true EP4186239A1 (fr) 2023-05-31
EP4186239A4 EP4186239A4 (fr) 2024-08-21

Family

ID=81756241

Family Applications (1)

Application Number Title Priority Date Filing Date
EP21898947.3A Pending EP4186239A4 (fr) 2020-11-25 2021-11-18 Circuits de codeur et de décodeur de transmission de contenus multimédias vidéo à l'aide d'une modulation de séquence directe à spectre étalé

Country Status (3)

Country Link
EP (1) EP4186239A4 (fr)
TW (2) TWI810720B (fr)
WO (1) WO2022115312A1 (fr)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5793759A (en) * 1995-08-25 1998-08-11 Terayon Corporation Apparatus and method for digital data transmission over video cable using orthogonal cyclic codes
US6456607B2 (en) * 1996-10-16 2002-09-24 Canon Kabushiki Kaisha Apparatus and method for transmitting an image signal modulated with a spreading code
US6018547A (en) * 1998-01-09 2000-01-25 Bsd Broadband, N.V. Method and apparatus for increasing spectral efficiency of CDMA systems using direct sequence spread spectrum signals
JP2001144653A (ja) * 1999-08-27 2001-05-25 Ibiden Sangyo Kk 有線スペクトラム拡散通信装置および通信方法
US10230956B2 (en) * 2012-09-26 2019-03-12 Integrated Device Technology, Inc. Apparatuses and methods for optimizing rate-distortion of syntax elements
CN113162722B (zh) * 2015-09-21 2024-04-12 Hyphy美国有限公司 用于通过不完美的电磁通路传输采样信号的系统
CN110663194B (zh) * 2017-03-20 2021-09-07 Hyphy美国有限公司 基于cdma的媒体接口
US20230012044A1 (en) * 2021-07-12 2023-01-12 Hyphy Usa Inc. Spread-spectrum video transport with quadrature amplitude modulation

Also Published As

Publication number Publication date
EP4186239A4 (fr) 2024-08-21
WO2022115312A1 (fr) 2022-06-02
TW202226821A (zh) 2022-07-01
TWI810720B (zh) 2023-08-01
TW202418817A (zh) 2024-05-01

Similar Documents

Publication Publication Date Title
US11716114B2 (en) Encoder and decoder circuits for the transmission of video media using spread spectrum direct sequence modulation
US20230223981A1 (en) Wireless transmission of samples encoded using spread spectrum video transport
US11025857B2 (en) Camera system, video processing apparatus, and camera apparatus
JPH07184226A (ja) 改良された色処理のための画像圧縮フィードバックを使用した電子カメラ
US5159453A (en) Video processing method and apparatus
US9398273B2 (en) Imaging system, imaging apparatus, and imaging method
KR970008378B1 (ko) 비디오신호의구성성분을결합및분리하는장치
US11997415B2 (en) Sampled analog storage system
EP4186239A1 (fr) Circuits de codeur et de décodeur de transmission de contenus multimédias vidéo à l'aide d'une modulation de séquence directe à spectre étalé
US20060008154A1 (en) Video compression and decompression to virtually quadruple image resolution
CN118435610A (zh) 使用扩频视频传输编码的样本的无线传输
KR20230073135A (ko) 확산 스펙트럼 직접 시퀀스 변조를 사용하는 비디오 미디어 전송을 위한 인코더 및 디코더 회로
US20240281187A1 (en) Video transport within a mobile device
Uchiyama et al. A digital still camera
RU2308169C2 (ru) Способ кодирования и декодирования сигналов
JP2004048799A (ja) 撮像装置
JP3083143B6 (ja) 画像信号記録装置
GB2564081A (en) Video transmission
JPS63250987A (ja) 画像信号の高能率符号化装置
JPH03250811A (ja) フイルタ回路

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20230222

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Free format text: PREVIOUS MAIN CLASS: H04N0021426000

Ipc: H04B0001707000

A4 Supplementary search report drawn up and despatched

Effective date: 20240724

RIC1 Information provided on ipc code assigned before grant

Ipc: H04N 21/61 20110101ALI20240718BHEP

Ipc: H04N 21/4363 20110101ALI20240718BHEP

Ipc: H04N 21/2383 20110101ALI20240718BHEP

Ipc: H04N 21/438 20110101ALI20240718BHEP

Ipc: H04N 21/426 20110101ALI20240718BHEP

Ipc: H04B 1/707 20110101AFI20240718BHEP