Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W48/00—Access restriction; Network selection; Access point selection
  • H04W48/08—Access restriction or access information delivery, e.g. discovery data delivery
  • H04W48/10—Access restriction or access information delivery, e.g. discovery data delivery using broadcasted information
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W72/00—Local resource management
  • H04W72/20—Control channels or signalling for resource management
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04J—MULTIPLEX COMMUNICATION
  • H04J11/00—Orthogonal multiplex systems, e.g. using WALSH codes
  • H04J11/0069—Cell search, i.e. determining cell identity [cell-ID]
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L1/00—Arrangements for detecting or preventing errors in the information received
  • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
  • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
  • H04L1/1607—Details of the supervisory signal
  • H04L1/1642—Formats specially adapted for sequence numbers
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L27/00—Modulated-carrier systems
  • H04L27/26—Systems using multi-frequency codes
  • H04L27/2601—Multicarrier modulation systems
  • H04L27/2602—Signal structure
  • H04L27/26025—Numerology, i.e. varying one or more of symbol duration, subcarrier spacing, Fourier transform size, sampling rate or down-clocking
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/0001—Arrangements for dividing the transmission path
  • H04L5/0003—Two-dimensional division
  • H04L5/0005—Time-frequency
  • H04L5/0007—Time-frequency the frequencies being orthogonal, e.g. OFDM(A), DMT
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/0001—Arrangements for dividing the transmission path
  • H04L5/0003—Two-dimensional division
  • H04L5/0005—Time-frequency
  • H04L5/0007—Time-frequency the frequencies being orthogonal, e.g. OFDM(A), DMT
  • H04L5/001—Time-frequency the frequencies being orthogonal, e.g. OFDM(A), DMT the frequencies being arranged in component carriers
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/003—Arrangements for allocating sub-channels of the transmission path
  • H04L5/0048—Allocation of pilot signals, i.e. of signals known to the receiver
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/003—Arrangements for allocating sub-channels of the transmission path
  • H04L5/0048—Allocation of pilot signals, i.e. of signals known to the receiver
  • H04L5/005—Allocation of pilot signals, i.e. of signals known to the receiver of common pilots, i.e. pilots destined for multiple users or terminals
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/003—Arrangements for allocating sub-channels of the transmission path
  • H04L5/0048—Allocation of pilot signals, i.e. of signals known to the receiver
  • H04L5/0051—Allocation of pilot signals, i.e. of signals known to the receiver of dedicated pilots, i.e. pilots destined for a single user or terminal
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/003—Arrangements for allocating sub-channels of the transmission path
  • H04L5/0053—Allocation of signaling, i.e. of overhead other than pilot signals
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/003—Arrangements for allocating sub-channels of the transmission path
  • H04L5/0078—Timing of allocation
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/0091—Signaling for the administration of the divided path
  • H04L5/0092—Indication of how the channel is divided
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/0091—Signaling for the administration of the divided path
  • H04L5/0094—Indication of how sub-channels of the path are allocated
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L5/00—Arrangements affording multiple use of the transmission path
  • H04L5/02—Channels characterised by the type of signal
  • H04L5/06—Channels characterised by the type of signal the signals being represented by different frequencies
  • H04L5/10—Channels characterised by the type of signal the signals being represented by different frequencies with dynamo-electric generation of carriers; with mechanical filters or demodulators
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W56/00—Synchronisation arrangements
  • H04W56/001—Synchronization between nodes
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W72/00—Local resource management
  • H04W72/04—Wireless resource allocation
  • H04W72/044—Wireless resource allocation based on the type of the allocated resource
  • H04W72/0446—Resources in time domain, e.g. slots or frames
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W72/00—Local resource management
  • H04W72/04—Wireless resource allocation
  • H04W72/044—Wireless resource allocation based on the type of the allocated resource
  • H04W72/0453—Resources in frequency domain, e.g. a carrier in FDMA
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W72/00—Local resource management
  • H04W72/04—Wireless resource allocation
  • H04W72/044—Wireless resource allocation based on the type of the allocated resource
  • H04W72/0466—Wireless resource allocation based on the type of the allocated resource the resource being a scrambling code
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W72/00—Local resource management
  • H04W72/20—Control channels or signalling for resource management
  • H04W72/23—Control channels or signalling for resource management in the downlink direction of a wireless link, i.e. towards a terminal
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W72/00—Local resource management
  • H04W72/30—Resource management for broadcast services
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W72/00—Local resource management
  • H04W72/50—Allocation or scheduling criteria for wireless resources
  • H04W72/53—Allocation or scheduling criteria for wireless resources based on regulatory allocation policies
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W80/00—Wireless network protocols or protocol adaptations to wireless operation
  • H04W80/08—Upper layer protocols
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04W—WIRELESS COMMUNICATION NETWORKS
  • H04W92/00—Interfaces specially adapted for wireless communication networks
  • H04W92/16—Interfaces between hierarchically similar devices
  • H04W92/18—Interfaces between hierarchically similar devices between terminal devices

Definitions

• the present application relates generally to wireless communication systems, more specifically, the present disclosure relates to S-SSB transmission.
• the 5G or pre-5G communication system is also called a 'Beyond 4G Network' or a 'Post LTE System'.
• the 5G communication system is considered to be implemented in higher frequency (mmWave) bands, e.g., 60GHz bands, so as to accomplish higher data rates.
• mmWave e.g., 60GHz bands
• MIMO massive multiple-input multiple-output
• FD-MIMO Full Dimensional MIMO
• array antenna an analog beam forming, large scale antenna techniques are discussed in 5G communication systems.
• RANs Cloud Radio Access Networks
• D2D device-to-device
• CoMP Coordinated Multi-Points
• FQAM Hybrid FSK and QAM Modulation
• SWSC sliding window superposition coding
• ACM advanced coding modulation
• FBMC filter bank multi carrier
• NOMA non-orthogonal multiple access
• SCMA sparse code multiple access
• the Internet which is a human centered connectivity network where humans generate and consume information
• IoT Internet of Things
• IoE Internet of Everything
• sensing technology “wired/wireless communication and network infrastructure”, “service interface technology”, and “Security technology”
• M2M Machine-to-Machine
• MTC Machine Type Communication
• IoT Internet technology services
• IoT may be applied to a variety of fields including smart home, smart building, smart city, smart car or connected cars, smart grid, health care, smart appliances and advanced medical services through convergence and combination between existing Information Technology (IT) and various industrial applications.
• IT Information Technology
• 5G communication systems to IoT networks.
• technologies such as a sensor network, Machine Type Communication (MTC), and Machine-to-Machine (M2M) communication may be implemented by beamforming, MIMO, and array antennas.
• MTC Machine Type Communication
• M2M Machine-to-Machine
• Application of a cloud Radio Access Network (RAN) as the above-described Big Data processing technology may also be considered to be as an example of convergence between the 5G technology and the IoT technology.
• RAN Radio Access Network
• a communication system includes a downlink (DL) that conveys signals from transmission points such as base stations (BSs) or NodeBs to user equipments (UEs) and an uplink (UL) that conveys signals from UEs to reception points such as NodeBs.
• DL downlink
• UE user equipment
• UL uplink
• a UE also commonly referred to as a terminal or a mobile station, may be fixed or mobile and may be a cellular phone, a personal computer device, or an automated device.
• An eNodeB (eNB) referring to a NodeB in long-term evolution (LTE) communication system
• gNB referring to a NodeB in new radio (NR) communication system
• LTE long-term evolution
• gNB gNodeB
• NR new radio
• the present disclosure relates to a pre-5G or 5G communication system to be provided for an S-SSB transmission.
• a user equipment (UE) in a wireless communication system comprises a transceiver configured to receive a set of higher layer parameters including configuration information for sidelink synchronization signals and physical sidelink broadcast channel (S-SS/PSBCH) block.
• S-SS/PSBCH physical sidelink broadcast channel
• the UE further comprises a processor operably connected to the transceiver, the processor configured to: determine, based on the configuration information for the S-SS/PSBCH block, a number of transmitted S-SS/PSBCH blocks ( ), an offset for transmitted S-SS/PSBCH blocks ( ), and an interval for transmitted S-SS/PSBCH blocks ( ), and determine a set of slots containing the transmitted S-SS/PSBCH blocks within a period for a transmission of the S-SS/PSBCH block, wherein an index of a slot in the set of slots is determined based on , where is an index of the S-SS/PSBCH block with .
• a method of a user equipment (UE) in a wireless communication system comprises: receiving a set of higher layer parameters including configuration information for sidelink synchronization signals and physical sidelink broadcast channel (S-SS/PSBCH) block; determining, based on the configuration information for the S-SS/PSBCH block, a number of transmitted S-SS/PSBCH blocks ( ), an offset for transmitted S-SS/PSBCH blocks ( ), and an interval for transmitted S-SS/PSBCH blocks ( ); and determining a set of slots containing the transmitted S-SS/PSBCH blocks within a period for a transmission of the S-SS/PSBCH block, wherein an index of a slot in the set of slots is determined based on , where is an index of the S-SS/PSBCH block with .
• S-SS/PSBCH physical sidelink broadcast channel
• S-SSB transmission can be efficiently performed and thereby efficiency of data communication can be achieved in advanced wireless communication system.
• FIGURE 1 illustrates an example wireless network according to embodiments of the present disclosure
• FIGURE 2 illustrates an example gNB according to embodiments of the present disclosure
• FIGURE 3 illustrates an example UE according to embodiments of the present disclosure
• FIGURE 4 illustrates an example transmitter structure using OFDM according to embodiments of the present disclosure
• FIGURE 5 illustrates an example receiver structure using OFDM according to embodiments of the present disclosure
• FIGURE 6 illustrates an example encoding process for a DCI format according to embodiments of the present disclosure
• FIGURE 7 illustrates an example decoding process for a DCI format for use with a UE according to embodiments of the present disclosure
• FIGURE 8 illustrates an example use case of a vehicle-centric communication network according to embodiments of the present disclosure
• FIGURE 9 illustrates an example mapping pattern of SS/PBCH block in a slot according to embodiments of the present disclosure
• FIGURE 10 illustrates an example mapping pattern of SS/PBCH block in a half frame according to embodiments of the present disclosure
• FIGURE 11 illustrates an example transmission pattern for S-SSB according to embodiments of the present disclosure
• FIGURE 12 illustrates another example transmission pattern for S-SSB according to embodiments of the present disclosure
• FIGURE 13 illustrates yet another example transmission pattern for S-SSB according to embodiments of the present disclosure
• FIGURE 14 illustrates yet another example transmission pattern for S-SSB according to embodiments of the present disclosure
• FIGURE 15 illustrates yet another example transmission pattern for S-SSB according to embodiments of the present disclosure
• FIGURE 16 illustrates an example configuration for S-SSB transmission according to embodiments of the present disclosure
• FIGURE 17 illustrates another example configuration for S-SSB transmission according to embodiments of the present disclosure
• FIGURE 18 illustrates an example QCL assumption associated with the (pre-)configuration of transmission for S-SSB according to embodiments of the present disclosure
• FIGURE 19 illustrates an example (pre-)configurable QCL assumption for transmitted S-SSB according to embodiments of the present disclosure
• FIGURE 20 illustrates an example QCL assumption associated with window(s) for transmission of S-SSBs according to embodiments of the present disclosure
• FIGURE 21 illustrates an example transmission of S-SSBs with respect to SCS according to embodiments of the present disclosure
• FIGURE 22 illustrates an example sequence mapping in S-SSB according to embodiments of the present disclosure
• FIGURE 23 illustrates an example NR SS/PBCH block composition according to embodiments of the present disclosure
• FIGURE 24 illustrates an example NR DMRS RE locations within an RB of PBCH according to embodiments of the present disclosure
• FIGURE 25 illustrates an example S-SSB composition for normal cyclic prefix and extended cyclic prefix according to embodiments of the present disclosure
• FIGURE 26 illustrates an example RB structure with respect to different DM-RS density according to embodiments of the present disclosure
• FIGURE 27 illustrates an example indication for using the combination of different starting RE in PSBCH symbols according to embodiments of the present disclosure
• FIGURE 28A illustrates an example scrambling of PBCH for FR2 according to embodiments of the present disclosure
• FIGURE 28B illustrates an example scrambling of PBCH for FR1 according to embodiments of the present disclosure
• FIGURE 29 illustrates an example scrambling procedures for PSBCH according to embodiments of the present disclosure
• FIGURE 30 illustrates an example QCLed S-SSB groups in a periodicity according to embodiments of the present disclosure
• FIGURE 31 illustrates an example PSBCH payload including timing related information according to embodiments of the present disclosure.
• FIGURE 32 illustrates a flow chart of a method for window size adaptation according to embodiments of the present disclosure.
• Couple and its derivatives refer to any direct or indirect communication between two or more elements, whether or not those elements are in physical contact with one another.
• transmit and “communicate,” as well as derivatives thereof, encompass both direct and indirect communication.
• the term “or” is inclusive, meaning and/or.
• controller means any device, system, or part thereof that controls at least one operation. Such a controller may be implemented in hardware or a combination of hardware and software and/or firmware. The functionality associated with any particular controller may be centralized or distributed, whether locally or remotely.
• phrases "at least one of,” when used with a list of items, means that different combinations of one or more of the listed items may be used, and only one item in the list may be needed.
• “at least one of: A, B, and C” includes any of the following combinations: A, B, C, A and B, A and C, B and C, and A and B and C.
• various functions described below can be implemented or supported by one or more computer programs, each of which is formed from computer readable program code and embodied in a computer readable medium.
• application and “program” refer to one or more computer programs, software components, sets of instructions, procedures, functions, objects, classes, instances, related data, or a portion thereof adapted for implementation in a suitable computer readable program code.
• computer readable program code includes any type of computer code, including source code, object code, and executable code.
• computer readable medium includes any type of medium capable of being accessed by a computer, such as read only memory (ROM), random access memory (RAM), a hard disk drive, a compact disc (CD), a digital video disc (DVD), or any other type of memory.
• ROM read only memory
• RAM random access memory
• CD compact disc
• DVD digital video disc
• a "non-transitory” computer readable medium excludes wired, wireless, optical, or other communication links that transport transitory electrical or other signals.
• a non-transitory computer readable medium includes media where data can be permanently stored and media where data can be stored and later overwritten, such as a rewritable optical disc or an erasable memory device.
• FIGURE 1 through FIGURE 32 discussed below, and the various embodiments used to describe the principles of the present disclosure in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the disclosure. Those skilled in the art will understand that the principles of the present disclosure may be implemented in any suitably arranged system or device.
• 3GPP TS 38.211 v15.6.0 "NR; Physical channels and modulation;” 3GPP TS 38.212 v15.6.0, “NR; Multiplexing and Channel coding;” 3GPP TS 38.213 v15.6.0, “NR; Physical Layer Procedures for Control;” 3GPP TS 38.214 v15.6.0, “NR; Physical Layer Procedures for Data;” and 3GPP TS 38.331 v15.6.0, “NR; Radio Resource Control (RRC) Protocol Specification.”
• RRC Radio Resource Control
• FIGURES 1-3 below describe various embodiments implemented in wireless communications systems and with the use of orthogonal frequency division multiplexing (OFDM) or orthogonal frequency division multiple access (OFDMA) communication techniques.
• OFDM orthogonal frequency division multiplexing
• OFDMA orthogonal frequency division multiple access
• FIGURE 1 illustrates an example wireless network according to embodiments of the present disclosure.
• the embodiment of the wireless network shown in FIGURE 1 is for illustration only. Other embodiments of the wireless network 100 could be used without departing from the scope of the present disclosure.
• the wireless network includes a gNB 101, a gNB 102, and a gNB 103.
• the gNB 101 communicates with the gNB 102 and the gNB 103.
• the gNB 101 also communicates with at least one network 130, such as the Internet, a proprietary Internet Protocol (IP) network, or other data network.
• IP Internet Protocol
• the gNB 102 provides wireless broadband access to the network 130 for a first plurality of user equipments (UEs) within a coverage area 120 of the gNB 102.
• the first plurality of UEs includes a UE 111, which may be located in a small business; a UE 112, which may be located in an enterprise (E); a UE 113, which may be located in a WiFi hotspot (HS); a UE 114, which may be located in a first residence (R); a UE 115, which may be located in a second residence (R); and a UE 116, which may be a mobile device (M), such as a cell phone, a wireless laptop, a wireless PDA, or the like.
• M mobile device
• the gNB 103 provides wireless broadband access to the network 130 for a second plurality of UEs within a coverage area 125 of the gNB 103.
• the second plurality of UEs includes the UE 115 and the UE 116.
• one or more of the gNBs 101-103 may communicate with each other and with the UEs 111-116 using 5G, LTE, LTE-A, WiMAX, WiFi, or other wireless communication techniques.
• the term “base station” or “BS” can refer to any component (or collection of components) configured to provide wireless access to a network, such as transmit point (TP), transmit-receive point (TRP), an enhanced base station (eNodeB or eNB), a 5G base station (gNB), a macrocell, a femtocell, a WiFi access point (AP), or other wirelessly enabled devices.
• Base stations may provide wireless access in accordance with one or more wireless communication protocols, e.g., 5G 3GPP new radio interface/access (NR), long term evolution (LTE), LTE advanced (LTE-A), high speed packet access (HSPA), Wi-Fi 802.11a/b/g/n/ac, etc.
• 5G 3GPP new radio interface/access NR
• LTE long term evolution
• LTE-A LTE advanced
• HSPA high speed packet access
• Wi-Fi 802.11a/b/g/n/ac etc.
• the terms “BS” and “TRP” are used interchangeably in this patent document to refer to network infrastructure components that provide wireless access to remote terminals.
• the term “user equipment” or “UE” can refer to any component such as “mobile station,” “subscriber station,” “remote terminal,” “wireless terminal,” “receive point,” or “user device.”
• the terms “user equipment” and “UE” are used in this patent document to refer to remote wireless equipment that wirelessly accesses a BS, whether the UE is a mobile device (such as a mobile telephone or smartphone) or is normally considered a stationary device (such as a desktop computer or vending machine).
• Dotted lines show the approximate extents of the coverage areas 120 and 125, which are shown as approximately circular for the purposes of illustration and explanation only. It should be clearly understood that the coverage areas associated with gNBs, such as the coverage areas 120 and 125, may have other shapes, including irregular shapes, depending upon the configuration of the gNBs and variations in the radio environment associated with natural and man-made obstructions.
• FIGURE 1 illustrates one example of a wireless network
• the wireless network could include any number of gNBs and any number of UEs in any suitable arrangement.
• the gNB 101 could communicate directly with any number of UEs and provide those UEs with wireless broadband access to the network 130.
• each gNB 102-103 could communicate directly with the network 130 and provide UEs with direct wireless broadband access to the network 130.
• the gNBs 101, 102, and/or 103 could provide access to other or additional external networks, such as external telephone networks or other types of data networks.
• FIGURE 2 illustrates an example gNB 102 according to embodiments of the present disclosure.
• the embodiment of the gNB 102 illustrated in FIGURE 2 is for illustration only, and the gNBs 101 and 103 of FIGURE 1 could have the same or similar configuration.
• gNBs come in a wide variety of configurations, and FIGURE 2 does not limit the scope of the present disclosure to any particular implementation of a gNB.
• the gNB 102 includes multiple antennas 205a-205n, multiple RF transceivers 210a-210n, transmit (TX) processing circuitry 215, and receive (RX) processing circuitry 220.
• the gNB 102 also includes a controller/processor 225, a memory 230, and a backhaul or network interface 235.
• the RF transceivers 210a-210n receive, from the antennas 205a-205n, incoming RF signals, such as signals transmitted by UEs in the network 100.
• the RF transceivers 210a-210n down-convert the incoming RF signals to generate IF or baseband signals.
• the IF or baseband signals are sent to the RX processing circuitry 220, which generates processed baseband signals by filtering, decoding, and/or digitizing the baseband or IF signals.
• the RX processing circuitry 220 transmits the processed baseband signals to the controller/processor 225 for further processing.
• the TX processing circuitry 215 receives analog or digital data (such as voice data, web data, e-mail, or interactive video game data) from the controller/processor 225.
• the TX processing circuitry 215 encodes, multiplexes, and/or digitizes the outgoing baseband data to generate processed baseband or IF signals.
• the RF transceivers 210a-210n receive the outgoing processed baseband or IF signals from the TX processing circuitry 215 and up-converts the baseband or IF signals to RF signals that are transmitted via the antennas 205a-205n.
• the controller/processor 225 can include one or more processors or other processing devices that control the overall operation of the gNB 102.
• the controller/processor 225 could control the reception of forward channel signals and the transmission of reverse channel signals by the RF transceivers 210a-210n, the RX processing circuitry 220, and the TX processing circuitry 215 in accordance with well-known principles.
• the controller/processor 225 could support additional functions as well, such as more advanced wireless communication functions.
• the controller/processor 225 could support beam forming or directional routing operations in which outgoing signals from multiple antennas 205a-205n are weighted differently to effectively steer the outgoing signals in a desired direction. Any of a wide variety of other functions could be supported in the gNB 102 by the controller/processor 225.
• the controller/processor 225 is also capable of executing programs and other processes resident in the memory 230, such as an OS.
• the controller/processor 225 can move data into or out of the memory 230 as required by an executing process.
• the controller/processor 225 is also coupled to the backhaul or network interface 235.
• the backhaul or network interface 235 allows the gNB 102 to communicate with other devices or systems over a backhaul connection or over a network.
• the interface 235 could support communications over any suitable wired or wireless connection(s). For example, when the gNB 102 is implemented as part of a cellular communication system (such as one supporting 5G, LTE, or LTE-A), the interface 235 could allow the gNB 102 to communicate with other gNBs over a wired or wireless backhaul connection.
• the interface 235 could allow the gNB 102 to communicate over a wired or wireless local area network or over a wired or wireless connection to a larger network (such as the Internet).
• the interface 235 includes any suitable structure supporting communications over a wired or wireless connection, such as an Ethernet or RF transceiver.
• the memory 230 is coupled to the controller/processor 225. Part of the memory 230 could include a RAM, and another part of the memory 230 could include a Flash memory or other ROM.
• FIGURE 2 illustrates one example of the gNB 102
• the gNB 102 could include any number of each component shown in FIGURE 2.
• an access point could include a number of interfaces 235, and the controller/processor 225 could support routing functions to route data between different network addresses.
• the gNB 102 while shown as including a single instance of TX processing circuitry 215 and a single instance of RX processing circuitry 220, the gNB 102 could include multiple instances of each (such as one per RF transceiver).
• various components in FIGURE 2 could be combined, further subdivided, or omitted and additional components could be added according to particular needs.
• FIGURE 3 illustrates an example UE 116 according to embodiments of the present disclosure.
• the embodiment of the UE 116 illustrated in FIGURE 3 is for illustration only, and the UEs 111-115 of FIGURE 1 could have the same or similar configuration.
• UEs come in a wide variety of configurations, and FIGURE 3 does not limit the scope of the present disclosure to any particular implementation of a UE.
• the UE 116 includes an antenna 305, a radio frequency (RF) transceiver 310, TX processing circuitry 315, a microphone 320, and receive (RX) processing circuitry 325.
• the UE 116 also includes a speaker 330, a controller/processor 340, an input/output (I/O) interface (IF) 345, a touchscreen 350, a display 355, and a memory 360.
• the memory 360 includes an operating system (OS) 361 and one or more applications 362.
• the RF transceiver 310 receives, from the antenna 305, an incoming RF signal transmitted by a gNB of the network 100.
• the RF transceiver 310 down-converts the incoming RF signal to generate an intermediate frequency (IF) or baseband signal.
• the IF or baseband signal is sent to the RX processing circuitry 325, which generates a processed baseband signal by filtering, decoding, and/or digitizing the baseband or IF signal.
• the RX processing circuitry 325 transmits the processed baseband signal to the speaker 330 (such as for voice data) or to the controller/processor 340 for further processing (such as for web browsing data).
• the TX processing circuitry 315 receives analog or digital voice data from the microphone 320 or other outgoing baseband data (such as web data, e-mail, or interactive video game data) from the controller/processor 340.
• the TX processing circuitry 315 encodes, multiplexes, and/or digitizes the outgoing baseband data to generate a processed baseband or IF signal.
• the RF transceiver 310 receives the outgoing processed baseband or IF signal from the TX processing circuitry 315 and up-converts the baseband or IF signal to an RF signal that is transmitted via the antenna 305.
• the controller/processor 340 can include one or more processors or other processing devices and execute the OS 361 stored in the memory 360 in order to control the overall operation of the UE 116.
• the controller/processor 340 could control the reception of forward channel signals and the transmission of reverse channel signals by the RF transceiver 310, the RX processing circuitry 325, and the TX processing circuitry 315 in accordance with well-known principles.
• the controller/processor 340 includes at least one microprocessor or microcontroller.
• the controller/processor 340 is also capable of executing other processes and programs resident in the memory 360, such as processes for beam management.
• the controller/processor 340 can move data into or out of the memory 360 as required by an executing process.
• the controller/processor 340 is configured to execute the applications 362 based on the OS 361 or in response to signals received from gNBs or an operator.
• the controller/processor 340 is also coupled to the I/O interface 345, which provides the UE 116 with the ability to connect to other devices, such as laptop computers and handheld computers.
• the I/O interface 345 is the communication path between these accessories and the controller/processor 340.
• the controller/processor 340 is also coupled to the touchscreen 350 and the display 355.
• the operator of the UE 116 can use the touchscreen 350 to enter data into the UE 116.
• the display 355 may be a liquid crystal display, light emitting diode display, or other display capable of rendering text and/or at least limited graphics, such as from web sites.
• the memory 360 is coupled to the controller/processor 340.
• Part of the memory 360 could include a random-access memory (RAM), and another part of the memory 360 could include a Flash memory or other read-only memory (ROM).
• RAM random-access memory
• ROM read-only memory
• FIGURE 3 illustrates one example of the UE 116
• various changes may be made to FIGURE 3.
• various components in FIGURE 3 could be combined, further subdivided, or omitted and additional components could be added according to particular needs.
• the controller/processor 340 could be divided into multiple processors, such as one or more central processing units (CPUs) and one or more graphics processing units (GPUs).
• FIGURE 3 illustrates the UE 116 configured as a mobile telephone or smartphone, UEs could be configured to operate as other types of mobile or stationary devices.
• the present disclosure relates generally to wireless communication systems and, more specifically, to reducing power consumption for a user equipment (UE) communicating with a base station and to transmissions to and receptions from a UE of physical downlink control channels (PDCCHs) for operation with dual connectivity.
• a communication system includes a downlink (DL) that refers to transmissions from a base station or one or more transmission points to UEs and an uplink (UL) that refers to transmissions from UEs to a base station or to one or more reception points.
• DL downlink
• UL uplink
• the 5G or pre-5G communication system is also called a "beyond 4G network" or a "post LTE system.”
• the 5G communication system is considered to be implemented in higher frequency (mmWave) bands, e.g., 60GHz bands, so as to accomplish higher data rates.
• mmWave e.g., 60GHz bands
• MIMO massive multiple-input multiple-output
• FD-MIMO full dimensional MIMO
• array antenna an analog beam forming, large scale antenna techniques are discussed in 5G communication systems.
• RANs cloud radio access networks
• D2D device-to-device
• wireless backhaul moving network
• CoMP coordinated multi-points
• a time unit for DL signaling or for UL signaling on a cell is referred to as a slot and can include one or more symbols.
• a symbol can also serve as an additional time unit.
• a frequency (or bandwidth (BW)) unit is referred to as a resource block (RB).
• One RB includes a number of sub-carriers (SCs).
• SCs sub-carriers
• a slot can include 14 symbols, have duration of 1 millisecond or 0.5 milliseconds, and an RB can have a BW of 180 kHz or 360 kHz and include 12 SCs with inter-SC spacing of 15 kHz or 30 kHz, respectively.
• DL signals include data signals conveying information content, control signals conveying DL control information (DCI) formats, and reference signals (RS) that are also known as pilot signals.
• a gNB can transmit data information (e.g., transport blocks) or DCI formats through respective physical DL shared channels (PDSCHs) or physical DL control channels (PDCCHs).
• a gNB can transmit one or more of multiple types of RS including channel state information RS (CSI-RS) and demodulation RS (DMRS).
• CSI-RS channel state information RS
• DMRS demodulation RS
• a CSI-RS is intended for UEs to measure channel state information (CSI) or to perform other measurements such as ones related to mobility support.
• a DMRS can be transmitted only in the BW of a respective PDCCH or PDSCH and a UE can use the DMRS to demodulate data or control information.
• UL signals also include data signals conveying information content, control signals conveying UL control information (UCI), and RS.
• a UE transmits data information (e.g., transport blocks) or UCI through a respective physical UL shared channel (PUSCH) or a physical UL control channel (PUCCH).
• PUSCH physical UL shared channel
• PUCCH physical UL control channel
• UCI includes hybrid automatic repeat request acknowledgement (HARQ-ACK) information, indicating correct or incorrect detection of data transport blocks (TBs) by a UE, scheduling request (SR) indicating whether a UE has data in the UE's buffer, and CSI reports enabling a gNB to select appropriate parameters to perform link adaptation for PDSCH or PDCCH transmissions to a UE.
• HARQ-ACK hybrid automatic repeat request acknowledgement
• SR scheduling request
• CSI reports enabling a gNB to select appropriate parameters to perform link adaptation for PDSCH or PDCCH transmissions to a UE.
• a CSI report from a UE can include a channel quality indicator (CQI) informing a gNB of a modulation and coding scheme (MCS) for the UE to detect a data TB with a predetermined block error rate (BLER), such as a 10% BLER, of a precoding matrix indicator (PMI) informing a gNB how to precode signaling to a UE, and of a rank indicator (RI) indicating a transmission rank for a PDSCH.
• UL RS includes DMRS and sounding RS (SRS). DMRS is transmitted only in a BW of a respective PUSCH or PUCCH transmission.
• a gNB can use a DMRS to demodulate information in a respective PUSCH or PUCCH.
• SRS is transmitted by a UE to provide a gNB with UL CSI and, for a TDD or a flexible duplex system, to also provide a PMI for DL transmissions.
• An UL DMRS or SRS transmission can be based, for example, on a transmission of a Zadoff-Chu (ZC) sequence or, in general, of a CAZAC sequence.
• ZC Zadoff-Chu
• DL transmissions and UL transmissions can be based on an orthogonal frequency division multiplexing (OFDM) waveform including a variant using DFT precoding that is known as DFT-spread-OFDM.
• OFDM orthogonal frequency division multiplexing
• FIGURE 4 illustrates an example transmitter structure 400 using OFDM according to embodiments of the present disclosure.
• An embodiment of the transmitter structure 400 shown in FIGURE 4 is for illustration only.
• One or more of the components illustrated in FIGURE 4 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• Information bits such as DCI bits or data bits 410, are encoded by encoder 420, rate matched to assigned time/frequency resources by rate matcher 430 and modulated by modulator 440. Subsequently, modulated encoded symbols and DMRS or CSI-RS 450 are mapped to SCs 460 by SC mapping unit 465, an inverse fast Fourier transform (IFFT) is performed by filter 470, a cyclic prefix (CP) is added by CP insertion unit 480, and a resulting signal is filtered by filter 490 and transmitted by a radio frequency (RF) unit 495.
• IFFT inverse fast Fourier transform
• CP cyclic prefix
• RF radio frequency
• FIGURE 5 illustrates an example receiver structure 500 using OFDM according to embodiments of the present disclosure.
• An embodiment of the receiver structure 500 shown in FIGURE 5 is for illustration only.
• One or more of the components illustrated in FIGURE 5 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• a received signal 510 is filtered by filter 520, a CP removal unit removes a CP 530, a filter 540 applies a fast Fourier transform (FFT), SCs de-mapping unit 550 de-maps SCs selected by BW selector unit 555, received symbols are demodulated by a channel estimator and a demodulator unit 560, a rate de-matcher 570 restores a rate matching, and a decoder 580 decodes the resulting bits to provide information bits 590.
• FFT fast Fourier transform
• a UE typically monitors multiple candidate locations for respective potential PDCCH transmissions to decode multiple candidate DCI formats in a slot.
• Monitoring a PDCCH candidates means receiving and decoding the PDCCH candidate according to DCI formats the UE is configured to receive.
• a DCI format includes cyclic redundancy check (CRC) bits in order for the UE to confirm a correct detection of the DCI format.
• CRC cyclic redundancy check
• a DCI format type is identified by a radio network temporary identifier (RNTI) that scrambles the CRC bits.
• the RNTI can be a cell RNTI (C-RNTI) and serves as a UE identifier.
• the RNTI can be an SI-RNTI.
• SI-RNTI system information
• RAR random-access response
• the RNTI can be an RA-RNTI.
• TC-RNTI temporary C-RNTI
• the RNTI can be a TPC-PUSCH-RNTI or a TPC-PUCCH-RNTI.
• Each RNTI type can be configured to a UE through higher layer signaling such as RRC signaling.
• a DCI format scheduling PDSCH transmission to a UE is also referred to as DL DCI format or DL assignment while a DCI format scheduling PUSCH transmission from a UE is also referred to as UL DCI format or UL grant.
• a PDCCH transmission can be within a set of physical RBs (PRBs).
• a gNB can configure a UE one or more sets of PRBs, also referred to as control resource sets, for PDCCH receptions.
• a PDCCH transmission can be in control channel elements (CCEs) that are included in a control resource set.
• CCEs control channel elements
• a UE determines CCEs for a PDCCH reception based on a search space such as a UE-specific search space (USS) for PDCCH candidates with DCI format having CRC scrambled by a RNTI, such as a C-RNTI, that is configured to the UE by UE-specific RRC signaling for scheduling PDSCH reception or PUSCH transmission, and a common search space (CSS) for PDCCH candidates with DCI formats having CRC scrambled by other RNTIs.
• a set of CCEs that can be used for PDCCH transmission to a UE define a PDCCH candidate location.
• a property of a control resource set is transmission configuration indication (TCI) state that provides quasi co-location information of the DMRS antenna port for PDCCH reception.
• TCI transmission configuration indication
• FIGURE 6 illustrates an example encoding process 600 for a DCI format according to embodiments of the present disclosure.
• An embodiment of the encoding process 600 shown in FIGURE 6 is for illustration only.
• One or more of the components illustrated in FIGURE 6 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• a gNB separately encodes and transmits each DCI format in a respective PDCCH.
• a RNTI masks a CRC of the DCI format codeword in order to enable the UE to identify the DCI format.
• the CRC and the RNTI can include, for example, 16 bits or 24 bits.
• the CRC of (non-coded) DCI format bits 610 is determined using a CRC computation unit 620, and the CRC is masked using an exclusive OR (XOR) operation unit 630 between CRC bits and RNTI bits 640.
• the masked CRC bits are appended to DCI format information bits using a CRC append unit 650.
• An encoder 660 performs channel coding (such as tail-biting convolutional coding or polar coding), followed by rate matching to allocated resources by rate matcher 670.
• Interleaving and modulation units 680 apply interleaving and modulation, such as QPSK, and the output control signal 690 is transmitted.
• FIGURE 7 illustrates an example decoding process 700 for a DCI format for use with a UE according to embodiments of the present disclosure.
• An embodiment of the decoding process 700 shown in FIGURE 7 is for illustration only.
• One or more of the components illustrated in FIGURE 7 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• a received control signal 710 is demodulated and de-interleaved by a demodulator and a de-interleaver 720.
• a rate matching applied at a gNB transmitter is restored by rate matcher 730, and resulting bits are decoded by decoder 740.
• a CRC extractor 750 extracts CRC bits and provides DCI format information bits 760.
• the DCI format information bits are de-masked 770 by an XOR operation with an RNTI 780 (when applicable) and a CRC check is performed by unit 790. When the CRC check succeeds (checksum is zero), the DCI format information bits are considered to be valid. When the CRC check does not succeed, the DCI format information bits are considered to be invalid.
• cellular communication networks have been designed to establish wireless communication links between mobile user equipments (UEs) and fixed communication infrastructure components (such as base stations (BSs) or access points (APs)) that serve UEs in a wide or local geographic range.
• UEs mobile user equipments
• fixed communication infrastructure components such as base stations (BSs) or access points (APs)
• APs access points
• a wireless network can also be implemented by utilizing only device-to-device (D2D) communication links without the need for fixed infrastructure components.
• D2D device-to-device
• a hybrid communication network can support devices that connect both to fixed infrastructure components and to other D2D-enabled devices. While UEs such as smartphones can be envisioned for D2D networks, vehicular communication can also be supported by a communication protocol where vehicles exchange control or data information with other vehicles or other infrastructure or UEs. Such a network is referred to as a vehicle-to-everything (V2X) network. Multiple types of communication links can be supported by nodes supporting V2X in the network and can utilize same or different protocols and systems.
• V2X vehicle-to-everything
• FIGURE 8 illustrates an example use case of a vehicle-centric communication network 800 according to embodiments of the present disclosure.
• An embodiment of the use case of a vehicle-centric communication network 800 shown in FIGURE 8 is for illustration only.
• One or more of the components illustrated in FIGURE 8 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 8 illustrates an example use case of a vehicle-centric communication network according to illustrative embodiments of the present disclosure.
• V2X vehicle-to-everything
• V2X vehicle-to-everything
• V2V vehicle-to-vehicle
• V2I vehicle-to-infrastructure
• V2P vehicle-to-pedestrian
• V2X can use "co-operative awareness" to provide more intelligent services for end-users.
• transport entities such as vehicles, roadside infrastructure, and pedestrians
• SL sidelink
• SL is the UE to UE interface for synchronization, discovery, and communication.
• FIGURE 9 illustrates an example mapping pattern of SS/PBCH block in a slot 900 according to embodiments of the present disclosure.
• An embodiment of the mapping pattern of SS/PBCH block in a slot 900 shown in FIGURE 9 is for illustration only.
• One or more of the components illustrated in FIGURE 9 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• SS/PBCH blocks could be transmitted in a beam-sweeping way up to network implementation, and multiple candidate location for transmitting SS/PBCH blocks are predefined within a unit of half frame.
• the mapping pattern of SS/PBCH blocks to 1 slot with respect to 15 kHz as the reference SCS for sub6 GHz and with respect to 60 kHz as the reference SCS for above6 GHz are illustrated in 901 and 902 of FIGURE 9, respectively.
• Two mapping patterns are designed for 30 kHz SS SCS: Pattern 1 is utilized for non-LTE-NR coexistence bands, and Pattern 2 is utilized for LTE-NR coexistence bands.
• L_SSB The maximum number of SS/PBCH blocks, denoted as L_SSB, is determined based on carrier frequency range: for carrier frequency range 0 GHz to 3 GHz, L_SSB is 4; for carrier frequency range 3 GHz to 6 GHz, L_SSB is 8; for carrier frequency range 6 GHz to 52.6 GHz, L_SSB is 64.
• FIGURE 10 The determination of the slots within the half frame unit which contains the candidate locations of SS/PBCH blocks, with respect to each combination of SS SCS and L_SSB, is illustrated in FIGURE 10.
• FIGURE 10 illustrates an example mapping pattern of SS/PBCH block in a half frame 1000 according to embodiments of the present disclosure.
• An embodiment of the mapping pattern of SS/PBCH block in a half frame 1000 shown in FIGURE 10 is for illustration only.
• One or more of the components illustrated in FIGURE 10 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• a UE In initial cell selection, a UE assumes a default SS burst set periodicity as 20 ms, and for detecting non-standalone NR cell, a network provides one SS burst set periodicity information per frequency carrier to the UE and information to derive measurement timing/duration if possible.
• the synchronization signals on NR sidelink can use the synchronization signals on downlink as a baseline, and potential enhancement and/or modification to address the exclusive requirement for V2X can be supported.
• This present disclosure focuses on the design of the transmission of sidelink SS/PBCH block (S-SSB).
• S-SSB sidelink SS/PBCH block
• P_SSB e.g., 160 ms
• the number of transmitted S-SSB can be (pre-)configurable within a set of predefined values, wherein the maximum (pre-)configurable value is fixed per supported subcarrier spacing (SCS) of S-SSB and per carrier frequency range (FR).
• SCS subcarrier spacing
• N_SSB the maximum number of (pre-)configurable S-SSBs for a given SCS and a given FR
• M_SSB the maximum number of (pre-)configurable S-SSBs for a given SCS and a given FR
• N_SSB the (pre-)configured number of transmitted S-SSB
• At least one of the examples and/or embodiments for the transmission pattern of S-SSB in this disclosure can be supported, and the transmission pattern can be (pre-)configurable if multiple transmission patterns of S-SSB are supported.
• the transmission of N_SSB number of S-SSBs is consecutive in time domain, e.g., the transmission of S-SSBs occupies N_SSB consecutive slots in time domain.
• FIGURE 11 illustrates an example transmission pattern for S-SSB 1100 according to embodiments of the present disclosure.
• An embodiment of the transmission pattern for S-SSB 1100 shown in FIGURE 11 is for illustration only.
• One or more of the components illustrated in FIGURE 11 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• the offset (e.g., denoted as O_SSB) for the transmission of S-SSBs within a S-SSB period can be fixed.
• the offset is fixed as 0 slot, such that the sidelink UE always assumes the transmission of the burst of N_SSB S-SSBs starts from the first slot of the period.
• the offset (e.g., denoted as O_SSB) for the transmission of S-SSBs within a S-SSB period can be configurable or pre-configured.
• the (pre-)configuration of the offset is associated with the (pre-)configuration of the number of transmitted S-SSBs.
• the configuration of the offset is indicated in the payload of PSBCH.
• the configuration of the offset is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the transmission of N_SSB number of S-SSBs is evenly distributed in time domain within a S-SSB period with the same interval, wherein each S-SSB has a separate transmission burst and the distance between slots containing two neighboring S-SSBs is D_SSB, which is in the unit of slot and only applicable when N_SSB > 1.
• D_SSB is fixed with a value from 1 ⁇ D_SSB ⁇ P_SSB/N_SSB.
• D_SSB is configurable or pre-configured. For instance, one value (pre-)configured from 1 ⁇ D_SSB ⁇ P_SSB/N_SSB.
• the UE assumes the S-SSBs within a S-SSB period are transmitted in slots O_SSB + I_SSB * D_SSB, wherein I_SSB is the index of S-SSB within the configured number N_SSB of S-SSBs in the period, with 0 ⁇ I_SSB ⁇ N_SSB-1.
• FIGURE 12 illustrates another example transmission pattern for S-SSB 1200 according to embodiments of the present disclosure.
• An embodiment of the transmission pattern for S-SSB 1200 shown in FIGURE 12 is for illustration only.
• One or more of the components illustrated in FIGURE 12 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• the offset (e.g., denoted as O_SSB) for the transmission of S-SSBs within a S-SSB period can be fixed.
• the offset is fixed as 0 slot, such that the sidelink UE always assumes the transmission of the burst of N_SSB S-SSBs starts from the first slot of the S-SSB period.
• the offset (e.g., denoted as O_SSB) for the transmission of S-SSBs within a S-SSB period (e.g., denoted as P_SSB) can be configurable or pre-configured.
• the (pre-)configuration of the offset is associated with the (pre-)configuration of the number of transmitted S-SSBs.
• the configuration of the offset is indicated in the payload of PSBCH.
• the configuration of the offset is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the range of values for O_SSB can be determined as ⁇ 0, ..., P_SSB/N_SSB-1 ⁇ .
• the transmission of a group within the N_SSB number of S-SSBs is uniformly distributed in time domain within a S-SSB period, wherein each group of S-SSBs (e.g., with a group size of G_SSB) has a separate transmission burst and the distance between the start of transmission of two neighboring groups of S-SSBs is P_SSB/G_SSB.
• the range of values for O_SSB can be determined as ⁇ 0, ..., P_SSB/G_SSB-1 ⁇ .
• FIGURE 13 illustrates yet another example transmission pattern for S-SSB 1300 according to embodiments of the present disclosure.
• An embodiment of the transmission pattern for S-SSB 1300 shown in FIGURE 13 is for illustration only.
• One or more of the components illustrated in FIGURE 13 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• the offset (e.g., denoted as O_SSB) for the transmission of S-SSBs within a S-SSB period can be fixed.
• the offset is fixed as 0 slot, such that the sidelink UE always assumes the transmission of the burst of N_SSB S-SSBs starts from the first slot of the S-SSB period.
• the offset (e.g., denoted as O_SSB) for the transmission of S-SSBs within a S-SSB period can be configurable or pre-configured.
• the (pre-)configuration of the offset is associated with the (pre-)configuration of the number of transmitted S-SSBs.
• the configuration of the offset is indicated in the payload of PSBCH.
• the configuration of the offset is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the group size (e.g., G_SSB) can be dividable by N_SSB, and value of G_SSB can be configurable or pre-configured.
• the (pre-)configuration of the group size is associated with the (pre-)configuration of the number of transmitted S-SSBs.
• the configuration of the group size is indicated in the payload of PSBCH.
• the configuration of the group size is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the transmission of the N_SSB number of S-SSBs is confined within a window (e.g., denoted as W_SSB) within a S-SSB period.
• FIGURE 14 illustrates yet another example transmission pattern for S-SSB 1400 according to embodiments of the present disclosure.
• An embodiment of the transmission pattern for S-SSB 1400 shown in FIGURE 14 is for illustration only.
• One or more of the components illustrated in FIGURE 14 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• the window (e.g., denoted as W_SSB) for the transmission of S-SSBs within a S-SSB period (e.g., denoted as P_SSB) can be fixed.
• the window has a fixed window offset (e.g., 0 slot) and a fixed window duration (e.g., 10 ms).
• the duration of the window (e.g., denoted as W_SSB) for the transmission of S-SSBs within a S-SSB period (e.g., denoted as P_SSB) can be scalable with the number of transmitted S-SSBs.
• the window has a fixed window offset (e.g., 0 slot) and a scalable window duration with respect to the number of transmitted S-SSBs (e.g., if the number of transmitted S-SSBs doubled, the window duration also doubled).
• the duration of the window (e.g., denoted as W_SSB) for the transmission of S-SSBs within a S-SSB period (e.g., denoted as P_SSB) can be (pre)-configurable.
• the (pre-)configuration of the duration of the window is associated with the (pre-) configuration of the number of transmitted S-SSBs.
• the configuration of the duration of the window is indicated in the payload of PSBCH.
• the configuration of the duration of the window is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the transmission of the S-SSBs within the window is (pre-)configured and indicated by a bitmap.
• the (pre-)configuration of the bitmap is associated with the (pre-)configuration of the number of transmitted S-SSBs.
• the configuration of the bitmap is indicated in the payload of PSBCH.
• the configuration of the bitmap is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the bit-width of the bitmap equals the number of slots in the window for the transmission of S-SSBs.
• the transmission of the N_SSB number of S-SSBs is confined within at least one window within a S-SSB period.
• FIGURE 15 illustrates yet another example transmission pattern for S-SSB 1500 according to embodiments of the present disclosure.
• An embodiment of the transmission pattern for S-SSB 1500 shown in FIGURE 15 is for illustration only.
• One or more of the components illustrated in FIGURE 15 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• the number of windows for the transmission of S-SSBs within a S-SSB period can be fixed.
• the number of the windows for the transmission of S-SSBs within a S-SSB period can be (pre)-configurable.
• the (pre-)configuration of the number of the windows is associated with the (pre-)configuration of the number of transmitted S-SSBs.
• the configuration of the number of the windows is indicated in the payload of PSBCH.
• the configuration of the number of the windows is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the transmission of the S-SSBs within a window is (pre-)configured and indicated by a bitmap.
• the (pre-)configuration of the bitmap is associated with the (pre-)configuration of the number of transmitted S-SSBs in a window.
• the configuration of the bitmap is indicated in the payload of PSBCH.
• the configuration of the bitmap is indicated by the combination of DMRS sequence of PSBCH and the payload of PSBCH.
• the bit-width of the bitmap equals the number of slots in the window for the transmission of S-SSBs.
• Example (pre-)configurations for the transmission of S-SSB are according to the embodiments and examples covered in this disclosure.
• the period for S-SSB transmission (e.g., P_SSB) can be divided into G_SSB groups, wherein each group has a duration of P_SSB/G_SSB, and there are N_SSB/G_SSB S-SSBs transmitted in each of the group.
• the transmission locations of the S-SSBs are the same for all the groups within the corresponding divided duration, e.g., consecutive from the beginning of the divided duration.
• the configurability of the number of groups is equivalent to the configurability of the number of S-SSBs in a group (e.g., N_SSB/G_SSB), for a given number of transmitted S-SSBs (e.g., N_SSB).
• FIGURE 16 illustrates an example configuration for S-SSB transmission 1600 according to embodiments of the present disclosure.
• An embodiment of the configuration for S-SSB transmission 1600 shown in FIGURE 16 is for illustration only.
• One or more of the components illustrated in FIGURE 16 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 16 An illustration of the example (pre-)configuration of transmission for S-SSB is shown in FIGURE 16, wherein the group number (e.g., G_SSB) can be (pre-)configured as one from 1 (1603 in FIGURE 16), 2 (1602 in FIGURE 16), and 4 (1601 in FIGURE 16), with the number of transmitted S-SSB (e.g., N_SSB) as 4.
• G_SSB group number
• N_SSB the number of transmitted S-SSB
• the (pre-)configuration for the transmission of S-SSBs includes a number of transmitted S-SSBs (e.g., N_SSB), a number of groups for the transmission of S-SSBs (e.g., G_SSB), and an offset within the group of S-SSBs (e.g., O_SSB), wherein N_SSB is an integer multiple of G_SSB.
• N_SSB 2 ⁇ n
• G_SSB 2 ⁇ g, wherein 0 ⁇ g ⁇ n.
• the period for S-SSB transmission (e.g., P_SSB) can be divided into G_SSB groups, wherein each group has a duration of P_SSB/G_SSB, and there are N_SSB/G_SSB S-SSBs transmitted in each of the group with an offset O_SSB.
• the transmission locations of the S-SSBs are the same for all the groups within the corresponding divided duration, e.g., consecutive from the beginning of the divided duration with an offset O_SSB.
• the configurability of the number of groups e.g., G_SSB
• the configurability of the number of S-SSBs in a group e.g., N_SSB/G_SSB
• N_SSB the configurability of the number of S-SSBs in a group
• FIGURE 17 illustrates another example configuration for S-SSB transmission 1700 according to embodiments of the present disclosure.
• An embodiment of the configuration for S-SSB transmission 1700 shown in FIGURE 17 is for illustration only.
• One or more of the components illustrated in FIGURE 17 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 17 An illustration of the example (pre-)configuration of transmission for S-SSB is shown in FIGURE 17, wherein the group number (e.g., G_SSB) can be (pre-)configured as one from 1 (1703 in FIGURE 17), 2 (1702 in FIGURE 17), or 4 (1701 in FIGURE 13), with the number of transmitted S-SSB (e.g., N_SSB) as 4.
• G_SSB group number
• N_SSB the number of transmitted S-SSB
• S-SSB e.g., the SSS and/or DMRS of PSBCH in the S-SSB
• S-SSBs with the same relative slot index within the S-SSB period e.g., same slot index in a frame and same 1st, 2nd, 3rd, and 4th LSB of DFN/SFN if periodicity is 160 ms
• At least one of the following embodiments and/or examples of embodiment can be supported and can be (pre-)configurable among the supported embodiment and/or examples of embodiment if more than one embodiment and/or more than one example are supported.
• the QCL assumption can be associated with the transmission pattern.
• FIGURE 18 illustrates an example QCL assumption associated with the (pre-) configuration of transmission for S-SSB 1800 according to embodiments of QCL assumption associated with the (pre-) configuration of transmission for S-SSB 1800 shown in FIGURE 18 is for illustration only.
• One or more of the components illustrated in FIGURE 18 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• S-SSBs within a group are assumed to be QCLed (e.g., denoted as QCL assumption Pattern 1).
• S-SSBs in different groups and with same relative index within the group are assumed to be QCLed (e.g., denoted as QCL assumption Pattern 2).
• the QCL assumption can be (pre-)configured among no QCL assumption within a S-SSB period, QCL assumption Pattern 1, or QCL assumption Pattern 2.
• the QCL assumption can be (pre-)configurable, e.g., separately from the possibly (pre-)configurable transmission pattern if supported.
• there can be a parameter for QCL assumption derivation (pre-)configured e.g., denoted as Q_SSB, wherein Q_SSB is dividable by N_SSB.
• Q_SSB can be (pre-)configured and associated to the (pre-)configuration of the number of transmitted S-SSBs (e.g., N_SSB).
• Q_SSB can be configured in the payload of PSBCH.
• the (pre-)configurability of Q_SSB is the equivalent as the (pre-)configurability of N_SSB/Q_SSB, for a given N_SSB.
• FIGURE 19 illustrates an example (pre-)configurable QCL assumption for transmitted S-SSB 1900 according to embodiments of the present disclosure.
• An embodiment of the (pre-)configurable QCL assumption for transmitted S-SSB 1900 shown in FIGURE 19 is for illustration only.
• One or more of the components illustrated in FIGURE 19 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• i_SSB e.g., defined as S-SSB index
• S-SSB index 0 ⁇ i_SSB ⁇ N_SSB-1
• S-SSBs within the N_SSB number of transmitted S-SSBs are assumed to be QCLed, if floor(i_SSB/Q_SSB) of the S-SSBs are the same, wherein "floor(X)" is the floor operating as the largest integer smaller than or equal to X.
• QCL assumption Pattern 1 QCL assumption Pattern 1.
• i_SSB e.g., defined as S-SSB index
• S-SSB index 0 ⁇ i_SSB ⁇ N_SSB-1
• S-SSBs within the N_SSB number of transmitted S-SSBs are assumed to be QCLed, if i_SSB mod Q_SSB of the S-SSBs are the same, wherein "mod" refers to the modulo operation.
• QCL assumption Pattern 2 the relative index of S-SSB within the N_SSB number of transmitted S-SSBs.
• the QCL assumption can be (pre-)configured among no QCL assumption within a S-SSB period, QCL assumption Pattern 1, or QCL assumption Pattern 2.
• the QCL assumption can be associated with the window supported for the transmission of S-SSBs.
• FIGURE 20 illustrates an example QCL assumption associated with window(s) for transmission of S-SSBs 2000 according to embodiments of the present disclosure.
• An embodiment of the QCL assumption associated with window(s) for transmission of S-SSBs 2000 shown in FIGURE 20 is for illustration only.
• One or more of the components illustrated in FIGURE 20 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• the S-SSBs in the same window for transmission of S-SSBs are assumed to be QCLed.
• This example can be denoted as QCL assumption Pattern 1.
• the S-SSBs with same relative index within the window for transmission of S-SSBs and in different windows for transmission of S-SSBs are assumed to be QCLed.
• This example can be denoted as QCL assumption Pattern 2.
• the QCL assumption can be (pre-)configured between Pattern 1 or Pattern 2.
• the QCL assumption can be (pre-)configured among no QCL assumption within a S-SSB period, QCL assumption Pattern 1, or QCL assumption Pattern 2.
• the time domain duration for the transmission of S-SSBs with respect to different supported SCS maintains the same.
• frequency range 1 FR1
• the time domain duration for a slot with respect to 15 kHz SCS containing a S-SSB corresponds to 2 consecutive slots with respect to 30 kHz SCS containing S-SSBs, and 4 consecutive slots with respect to 60 kHz SCS containing S-SSBs.
• the time domain duration for a slot with respect to 60 kHz SCS containing a S-SSB corresponds to 2 consecutive slots with respect to 120 kHz SCS containing S-SSBs.
• FIGURE 21 illustrates an example transmission of S-SSBs with respect to SCS 2100 according to embodiments of the present disclosure.
• An embodiment of the transmission of S-SSBs with respect to SCS 2100 shown in FIGURE 21 is for illustration only.
• One or more of the components illustrated in FIGURE 21 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 21 An illustration of the example scaling transmission with respect to SCS is shown in FIGURE 21.
• 2101, 2102, and 2103 show transmission of 1, 2, and 4 S-SSBs with respect to 15 kHz, 30 kHz, and 60 kHz, correspondingly, wherein the transmission for all SCSs occupies the same time domain duration.
• G_SSB 2 bursts
• G_SSB 1
• the sidelink UE after receiving a S-SSB from sidelink channels, detecting the synchronization signals, and decoding the payload of PSBCH, the sidelink UE can be able to acquire the timing information of the synchronization source from the (pre-)configuration about the transmission of S-SSBs and/or the information carried by the received S-SSB (e.g., synchronization signals, and/or DM-RS of PSBCH, and/or payload of PSBCH), wherein the timing information includes at least one of a frame timing, a slot timing, or a symbol timing.
• the timing information includes at least one of a frame timing, a slot timing, or a symbol timing.
• the sidelink UE acquires the information of the slot offset for transmission of S-SSBs (e.g., denoted as O_SSB), the slot interval for transmission of S-SSBs (e.g., denoted as D_SSB), and the number of transmitted S-SSBs within a S-SSB period (e.g., denoted as N_SSB), from the (pre-)configuration about the transmission of S-SSBs, and then acquires a DFN/SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of slot within the DFN/SFN containing the received S-SSB (e.g., denoted as S_SSB), from signal and/or channel carrying such information in the received S-SSB (e.g., content of PSBCH in the received S-SSB), then for one instance, the UE assumes the index of received S-SSB (e.g., denoted as I_SSB)
• the UE expects the derived index of S-SSB being an integer and satisfying 0 ⁇ I_SSB ⁇ N_SSB - 1.
• the UE expects the burst of S-SSBs is within a period of duration P_SSB, e.g., O_SSB + D_SSB*(N_SSB-1) ⁇ P_SSB*2 ⁇ u - 1.
• the sidelink UE acquires the information of the slot offset for transmission of S-SSBs (e.g., denoted as O_SSB), the slot interval for transmission of S-SSBs (e.g., denoted as D_SSB), and the number of transmitted S-SSBs within a S-SSB period (e.g., denoted as N_SSB),from the (pre-)configuration about the transmission of S-SSBs, and then acquires a DFN/SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of slot within the DFN/SFN containing the received S-SSB (e.g., denoted as S_SSB), from signal and/or channel carrying such information in the received S-SSB (e.g., content of PSBCH in the received S-SSB), then the UE could derive the index of S-SSB (e.g., denoted as I_SSB) as I_SS
• the sidelink UE acquires the information of the offset for transmission of S-SSBs (e.g., denoted as O_SSB), the slot interval for transmission of S-SSBs (e.g., denoted as D_SSB), the index of the received S-SSB within the N_SSB transmitted S-SSBs (e.g., denoted as i_SSB, and 0 ⁇ i_SSB ⁇ N_SSB-1), the a DFN/SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of slot containing the received S-SSB (e.g., denoted as S_SSB), from the (pre-)configuration about the transmission of S-SSBs and/or the information carried by the received S-SSB, then the UE assumes the synchronization resources are present in the DFN/SFN and slot satisfying ((SFN_SSB*10*2 ⁇ u+S_SSB) mod
• the UE expects the burst of S-SSBs is within a period of duration P_SSB, e.g., O_SSB + D_SSB*(N_SSB-1) ⁇ P_SSB*2 ⁇ u - 1.
• the sidelink UE acquires the information of the offset for transmission of S-SSBs (e.g., denoted as O_SSB), the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the N_SSB transmitted S-SSBs (e.g., denoted as i_SSB, and 0 ⁇ i_SSB ⁇ N_SSB-1), the a DFN/SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of slot containing the received S-SSB (e.g., denoted as S_SSB), from the (pre-)configuration about the transmission of S-SSBs and/or the information carried by the received S-SSB, then the UE assumes the synchronization resources are present in the DFN
• the sidelink UE acquires the information of the offset for transmission of S-SSBs (e.g., denoted as O_SSB), the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the group of (N_SSB/G_SSB) transmitted S-SSBs (e.g., denoted as i_SSB, and 0 ⁇ i_SSB ⁇ N_SSB/G_SSB-1), the a DFN/SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of slot containing the received S-SSB (e.g., denoted as S_SSB), from the (pre-)configuration about the transmission of S-SSBs and/or the information carried by the received S-SSB, then the
• the sidelink UE acquires the information of the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the N_SSB transmitted S-SSBs (e.g., denoted as i_SSB, and 0 ⁇ i_SSB ⁇ N_SSB-1), the a DFN/SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of slot containing the received S-SSB (e.g., denoted as S_SSB), from the (pre-)configuration about the transmission of S-SSBs and/or the information carried by the received S-SSB, then the UE assumes the synchronization resources are present in the DFN/SFN and slot satisfying ((SFN_SSB*10*2 ⁇ u+S_SSB)
• the sidelink UE acquires the information of the number of transmitted S-SSBs (e.g., denoted as N_SSB), the number of groups for the transmission of S-SSBs (e.g., denoted as G_SSB), the index of the received S-SSB within the group of (N_SSB/G_SSB) transmitted S-SSBs (e.g., denoted as i_SSB, and 0 ⁇ i_SSB ⁇ N_SSB/G_SSB-1), the a DFN/SFN containing the received S-SSB (e.g., denoted as SFN_SSB), and an index of slot containing the received S-SSB (e.g., denoted as S_SSB), from the (pre-)configuration about the transmission of S-SSBs and/or the information carried by the received S-SSB, then the UE assumes the synchronization resources are present in the DFN/SFN and slot satisfying ((SFN_SSB), the
• the frequency domain information for S-SSB transmission is (pre-) configured to the UE.
• the frequency position of one subcarrier of the S-SSB is (pre-) configured to the UE by a higher layer parameter.
• the one subcarrier is the subcarrier with index 66 within the 132 subcarriers of S-SSB in frequency domain, where the index starts from 0, corresponding to the lowest subcarrier of the S-SSB.
• the one subcarrier is the subcarrier with index 65 within the 132 subcarriers of S-SSB in frequency domain, where the index starts from 0, corresponding to the lowest subcarrier of the S-SSB.
• the one subcarrier is the subcarrier with index 6 within the RB of index 5 of S-SSB in frequency domain, where the index of subcarrier in a RB starts from 0, and the index of RB in the 11 RB bandwidth of S-SSB starts from 0.
• the one subcarrier is the subcarrier with index 5 within the RB of index 5 of S-SSB in frequency domain, where the index of subcarrier in a RB starts from 0, and the index of RB in the 11 RB bandwidth of S-SSB starts from 0.
• the one subcarrier is the subcarrier with index 0 within the 132 subcarriers of S-SSB in frequency domain, where the index starts from 0, corresponding to the lowest subcarrier of the S-SSB.
• the one subcarrier is the subcarrier with index 0 within the RB of index 0 of S-SSB in frequency domain, where the index of subcarrier in a RB starts from 0, and the index of RB in the 11 RB bandwidth of S-SSB starts from 0.
• the UE assumes the subcarrier with index 0 of S-SSB is aligned with a subcarrier with index 0 in an RB of the sidelink BWP containing the S-SSB.
• the RB grid of S-SSB is assumed to be aligned with the RB grid of SL BWP.
• the UE assumes the numerology of the S-SSB is the same as the numerology of SL BWP containing the S-SSB.
• the UE assumes the BW of S-SSB is confined within the BW of SL BWP.
• the subcarrier with index 0 and 131 of the S-SSB are both confined within the RBs associated with the SL BWP.
• the length-127 sequences generated for S-PSS and S-SSS respectively are mapped to subcarriers with the same indices within the S-SSB.
• FIGURE 22 illustrates an example sequence mapping in S-SSB 2200 according to embodiments of the present disclosure.
• An embodiment of the sequence mapping in S-SSB 2200 shown in FIGURE 22 is for illustration only.
• One or more of the components illustrated in FIGURE 22 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• the S-PSS sequence is mapped to the subcarrier with index from 2 to 128, respectively, and the S-SSS sequence is mapped to the subcarrier with index from 2 to 128, respectively, and the remaining subcarriers (i.e., with index 0, 1, 129, 130, 131) are set as 0, wherein the subcarrier index is within the 132 subcarriers for S-SSB.
• An illustration of this example is shown in Example 1 of FIGURE 22.
• the S-PSS sequence is mapped to the subcarrier with index from 3 to 129, respectively, and the S-SSS sequence is mapped to the subcarrier with index from 3 to 129, respectively, and the remaining subcarriers (i.e., with index 0, 1, 2, 130, 131) are set as 0, wherein the subcarrier index is within the 132 subcarriers for S-SSB.
• An illustration of this example is shown in Example 2 of FIGURE 22.
• the S-PSS sequence is mapped to the subcarrier with index from 0 to 126, respectively, and the S-SSS sequence is mapped to the subcarrier with index from 0 to 126, respectively, and the remaining subcarriers (i.e., with index 127, 128, 129, 130, 131) are set as 0, wherein the subcarrier index is within the 132 subcarriers for S-SSB.
• An illustration of this example is shown in Example 3 of FIGURE 22.
• the S-PSS sequence is mapped to the subcarrier with index from 5 to 131, respectively, and the S-SSS sequence is mapped to the subcarrier with index from 5 to 131, respectively, and the remaining subcarriers (i.e., with index 0, 1, 2, 3, 4) are set as 0, wherein the subcarrier index is within the 132 subcarriers for S-SSB.
• An illustration of this example is shown in Example 4 of FIGURE 22.
• NR Rel-15 synchronization signals and physical broadcast channel block (SSB) is supported, wherein an SSB compromises of four consecutive orthogonal frequency division multiplexing (OFDM) symbols in time domain, and 20 consecutive RBs in frequency domain. Moreover, the center 12 RBs of the first symbol in a SSB are mapped for primary synchronization signal (PSS), the second and forth symbols in a SSB are mapped for PBCH, and the third symbol in a SSB is mapped for both secondary synchronization signal (SSS) and PBCH.
• PSS primary synchronization signal
• SSS secondary synchronization signal
• FIGURE 23 An illustration of the composition of NR Rel-15 SSB is shown in FIGURE 23.
• FIGURE 23 illustrates an example NR SS/PBCH block composition 2300 according to embodiments of the present disclosure.
• An embodiment of the NR SS/PBCH block composition 2300 shown in FIGURE 23 is for illustration only.
• One or more of the components illustrated in FIGURE 23 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions.
• Other embodiments are used without departing from the scope of the present disclosure.
• DM-RS demodulation reference signal
• FIGURE 24 illustrates an example NR DMRS RE locations within an RB of PBCH 2400 according to embodiments of the present disclosure.
• An embodiment of the NR DMRS RE locations within an RB of PBCH 2400 shown in FIGURE 24 is for illustration only.
• One or more of the components illustrated in FIGURE 24 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• the sequence for DM-RS of PBCH is generated based on a PN sequence with initial condition given by 2 ⁇ 11*(i_SSB+1)(floor(N_ID ⁇ cell/4)+1)+2 ⁇ 6*(i_SSB+1)+(N_ID ⁇ cell mod 4), wherein i_SSB is the 3 LSB of SSB index when the maximum number of SSBs is at least 8, and i_SSB is the combination of half frame indicator and SSB index when the maximum number of SSBs is 4, N_ID ⁇ cell is the cell ID, and wherein and in the rest of this disclosure, "floor(X)” refers to the floor operation that gives the largest integer smaller than or equal to X, and "(Y mod Z)” refers to the modulo operation that gives the remainder after division of Y by Z.
• FIGURE 25 illustrates an example S-SSB composition for normal cyclic prefix and extended cyclic prefix 2500 according to embodiments of the present disclosure.
• An embodiment of the S-SSB composition for normal cyclic prefix and extended cyclic prefix 2500 shown in FIGURE 25 is for illustration only.
• One or more of the components illustrated in FIGURE 25 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• the sidelink synchronization signals and physical sidelink broadcast channel block compromises components of sidelink primary synchronization signals, sidelink secondary synchronization signals, and physical sidelink broadcast channel (including DM-RS).
• S-SSB physical sidelink broadcast channel block
• An illustration of the composition of S-SSB is shown in 2501 and 2502 of FIGURE 25, with respect to normal cyclic prefix (NCP) and extended cyclic prefix (ECP), respectively.
• NCP normal cyclic prefix
• ECP extended cyclic prefix
• the present disclosure focuses on the design of DM-RS of PSBCH, including the determination of REs mapped for DM-RS of PSBCH, information carried by the DM-RS sequence of PSBCH, and the sequence generation for DM-RS.
• the present disclosure focuses on the design of DM-RS of PSBCH, including determination of REs mapped for DM-RS of PSBCH; information carried by the DM-RS sequence of PSBCH; and sequence generation for DM-RS.
• the resource elements (REs) mapped for DM-RS of PSBCH are contained in the symbols mapped for PSBCH and interleaved frequency division multiplexing (IFDM) with REs mapped for PSBCH not including DM-RS.
• IFDM interleaved frequency division multiplexing
• the REs mapped for DM-RS of PSBCH are the same in different RBs within an OFDM symbol mapped for PSBCH in a S-SSB.
• the REs mapped for DM-RS of PSBCH are uniformly distributed in the RB within an OFDM symbol mapped for PSBCH in a S-SSB, and the REs mapped for DM-RS of PSBCH can be determined by two parameters, wherein a first parameter is the density of the DM-RS of PSBCH (e.g., denoted as d_DMRS), which refers to the ratio between the number of REs mapped for DM-RS of PSBCH and the number of total REs within a RB (e.g., 12), and a second parameter is the starting RE in a RB (e.g., denoted as v_DMRS), which is the lowest RE mapped for DM-RS.
• d_DMRS the density of the DM-RS of PSBCH
• v_DMRS the
• the REs mapped for DM-RS in a RB can be determined as v_DMRS + k*(1/d_DMRS), wherein k is all non-negative integers satisfying v_DMRS + k*(1/d_DMRS) ⁇ 12, when d_DMRS is not 0. There is no RE mapped for DM-RS when d_DMRS is 0.
• FIGURE 26 illustrates an example RB structure with respect to different DM-RS density 2600 according to embodiments of the present disclosure.
• An embodiment of the RB structure with respect to different DM-RS density 2600 shown in FIGURE 26 is for illustration only.
• One or more of the components illustrated in FIGURE 26 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 26 An illustration of RB structure with respect to different DM-RS density is shown in FIGURE 26, wherein in example 2601, 2602, 2603, 2604, 2605, 2606, and 2607, the densities of DM-RS are determined as 0, 1/12, 1/6, 1/4, 1/3, 1/2, and 1, respectively; and in example 2602, 2603, 2604, 2605, 2606, and 2607, the starting REs for DM-RS are determined as 1, 1, 1, 1, 1, and 0, respectively.
• d_DMRS the density of DM-RS of PSBCH (e.g., denoted as d_DMRS).
• the same density of DM-RS is assumed for all symbols mapped for PSBCH in a S-SSB.
• a density of DM-RS as 1/4 is assumed for all symbols mapped for PSBCH in a S-SSB.
• a density of DM-RS as 1/3 is assumed for all symbols mapped for PSBCH in a S-SSB.
• the density of DM-RS can be different for symbols mapped for PSBCH in a S-SSB.
• a first density of DM-RS is used for the first symbol (e.g., symbol #0 in a slot) mapped for PSBCH in a S-SSB
• a second density of DM-RS is used for the remaining symbols (e.g., symbols #5 to #12 in a slot with NCP or symbol #5 to #10 in a slot with ECP as illustrated in FIGURE 25).
• One instance for the first density of DM-RS can be 0.
• Another instance for the first density of DM-RS can be 1.
• One instance for the second density of DM-RS can be 1/3.
• Another instance for the second density of DM-RS can be 1/4.
• the density of DM-RS can be different for S-SSB with respect to NCP and ECP.
• the same density of DM-RS for S-SSB with NCP can be larger than the same density of DM-RS for S-SSB with ECP.
• the same density of DM-RS for S-SSB with NCP can be smaller than the same density of DM-RS for S-SSB with ECP.
• the density of DM-RS for the first symbol of S-SSB can be the same for NCP and ECP (e.g., 0), and the density of DM-RS for the remaining symbols of S-SSB can be different for NCP and ECP (e.g., NCP has larger DM-RS density).
• the same density of DM-RS is assumed for all symbols mapped for PSBCH in a S-SSB, and the same density is (pre-)configured.
• the density of DM-RS for the first symbol mapped for PSBCH in a S-SSB can be fixed (e.g., 0), and the density of DM-RS for the remaining symbols mapped for PSBCH in a S-SSB can be (pre-)configured.
• the starting RE for DM-RS is fixed, e.g., fixed as a non-negative integer smaller than 1/d_DMRS.
• the starting RE v_DMRS can be fixed as one of 0, or 1, or 2, or 3.
• the starting RE v_DMRS can be fixed as one of 0, or 1, or 2.
• the starting RE for DM-RS is determined by the sidelink synchronization ID.
• the starting RE for DM-RS can be determined as (N_ID mod 1/d_DMRS), wherein N_ID is the sidelink synchronization ID.
• the starting RE for DM-RS can be determined as (N_ID mod 2), wherein N_ID is the sidelink synchronization ID.
• the starting RE for DM-RS can be determined as 2*(N_ID mod 2), wherein N_ID is the sidelink synchronization ID.
• the starting RE for DM-RS can be determined as floor(N_ID/(672*d_DMRS)), wherein N_ID is the sidelink synchronization ID.
• the starting RE for DM-RS can be determined as floor(N_ID/336), wherein N_ID is the sidelink synchronization ID.
• the starting RE for DM-RS can be determined as 2*floor(N_ID/336), wherein N_ID is the sidelink synchronization ID.
• the starting RE for DM-RS is (pre-)configured.
• the starting RE can be associated with other (pre-)configuration(s), and no independent indication is required.
• the starting RE for DM-RS can be different for different symbols.
• the combination of different starting RE can be utilized to indicate information (e.g., priority information of synchronization source, or in-coverage/out-of-coverage indicator of the synchronization source, or the type of synchronization source).
• FIGURE 27 illustrates an example indication for using the combination of different starting RE in PSBCH symbols 2700 according to embodiments of the present disclosure.
• An embodiment of the indication for using the combination of different starting RE in PSBCH symbols 2700 shown in FIGURE 27 is for illustration only.
• One or more of the components illustrated in FIGURE 27 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 27 illustrates an example indication method for using the combination of different starting RE in PSBCH symbols.
• the combination of different value of v_DMRS in different symbols for PSBCH can be utilized to indicate information.
• At least one or combination of the following examples and/or embodiments regarding the DM-RS of PSBCH can be utilized to carry information.
• the locations of RE mapped for DM-RS as described in the previous embodiment of this disclosure.
• mapping order of the DM-RS sequence For one example, the mapping order of either frequency-first-time-second or time-first-frequency-second can be utilized to carry 1-bit information. For another example, the mapping order of highest-to-lowest frequency or lowest-to-highest frequency can be utilized to carry 1-bit information.
• the sequence generation of the DM-RS sequence can carry information.
• the initial condition for sequence generation can carry information.
• the cyclic shift applied to the sequence can carry information.
• phase shift applied to the sequence can carry information.
• At least one or combination of the following components can contribute to the information carried by the example(s) and/or embodiment(s) in the present disclosure.
• the information carried by DM-RS can be sidelink synchronization ID (e.g., denoted as N_ID in this disclosure, wherein 0 ⁇ N_ID ⁇ 671).
• the sidelink synchronization ID can be divided into at least one part, and each part is carried by at least one examples and/or embodiments as described in this disclosure (e.g., a same part could be carried by more than one examples and/or embodiments).
• the information carried by DM-RS can be timing related information (e.g., denoted as I_t in this disclosure).
• the timing related information can be a part of the index of the S-SSB within the (pre-)configured number of transmitted S-SSBs, wherein e.g., the index of S-SSB can be denoted as i_SSB, wherein 0 ⁇ i_SSB ⁇ N_SSB - 1, and N_SSB is the (pre-)configured number of transmitted S-SSBs.
• the timing related information can be related to the index of slot containing the corresponding S-SSB, wherein the index of slot can be denoted as s_SSB.
• the information carried by DM-RS can be QCL assumption related information (e.g., denoted as I_qcl in this disclosure).
• the QCL assumption related information carried by DM-RS can indicate same QCL assumption for the corresponding S-SSBs.
• sidelink UE can assume the S-SSBs with the same QCL assumption related information carried by DM-RS (e.g., same DM-RS sequence) are QCLed.
• the QCL assumption related information carried by DM-RS can be interpreted as the QCL assumption group index.
• there can be association between the QCL assumption group index and the S-SSB index e.g., one-to-one mapping or one-to-multiple mapping.
• the number of groups of QCL assumptions is (pre-)configured as N_QCL, and 0 ⁇ I_qcl ⁇ N_QCL-1.
• the maximum number of groups of QCL assumptions is fixed as M_QCL (e.g., per SCS and per FR), and 0 ⁇ I_qcl ⁇ M_QCL-1.
• the number of groups of QCL assumptions is fixed as N_QCL, and 0 ⁇ I_qcl ⁇ N_QCL-1.
• the QCL assumption related information carried by DM-RS can indicate a different QCL assumption for the corresponding S-SSBs.
• sidelink UE can assume the S-SSBs with the different QCL assumption related information carried by DM-RS (e.g., different DM-RS sequence using the same synchronization ID) are QCLed.
• the QCL assumption related information carried by DM-RS can be interpreted as the QCL assumption index within a QCL assumption group.
• the number of groups of QCL assumptions is (pre-)configured as N_QCL, and 0 ⁇ I_qcl ⁇ (N_SSB/N_QCL)-1, and N_SSB is the (pre-)configured number of transmitted S-SSBs.
• the maximum number of groups of QCL assumptions is fixed as M_QCL (e.g., per SCS and per FR), and 0 ⁇ I_qcl ⁇ (N_SSB/M_QCL)-1, and N_SSB is the (pre-)configured number of transmitted S-SSBs.
• the number of group of QCL assumptions is fixed as N_QCL, and 0 ⁇ I_qcl ⁇ (N_SSB/N_QCL)-1, and N_SSB is the (pre-)configured number of transmitted S-SSBs.
• the information carried by DM-RS can be synchronization source related information (e.g., denoted as I_sync in this disclosure).
• the synchronization source related information can be the priority information of synchronization source.
• the synchronization source related information can be the in-coverage/out-of-coverage indicator of the synchronization source.
• the synchronization source related information can be the type of synchronization source.
• the synchronization source related information can be the combination of at least two of the above examples.
• N_c an output shift offset
• the initial condition of s_2(n) only carries information about sidelink synchronization ID (e.g., denoted as N_ID) or a part of the sidelink synchronization ID.
• N_ID sidelink synchronization ID
• k_1, k_2, and k_3 are fixed integers.
• the initial condition of s_2(n) only carries information about sidelink synchronization ID (e.g., denoted as N_ID) or a part of the sidelink synchronization ID, together with timing related information (e.g., denoted as I_t).
• N_ID sidelink synchronization ID
• I_t timing related information
• k_1 and k_2 are fixed integers.
• Combination of example values of k_1 and k_2 can be according to a row in TABLE 1.
• k_1, k_2, and k_3 are fixed integers.
• the initial condition of s_2(n) only carries information about sidelink synchronization ID (e.g., denoted as N_ID) or a part of the sidelink synchronization ID, together with QCL assumption related information (e.g., denoted as I_qcl).
• N_ID sidelink synchronization ID
• I_qcl QCL assumption related information
• k_1 and k_2 are fixed integers.
• Combination of example values of k_1 and k_2 can be according to a row in TABLE 1.
• k_1, k_2, and k_3 are fixed integers.
• the initial condition of s_2(n) only carries information about sidelink synchronization ID (e.g., denoted as N_ID) or a part of the sidelink synchronization ID, together with synchronization source related information (e.g., denoted as I_sync).
• N_ID sidelink synchronization ID
• I_sync synchronization source related information
• k_1 and k_2 are fixed integers.
• Combination of example values of k_1 and k_2 can be according to a row in TABLE 1.
• k_1, k_2, and k_3 are fixed integers.
• Example index k_1 k_2 Note 1 2 ⁇ 11 2 ⁇ 3 E.g., for maximum 3 bits info 2 2 ⁇ 11 2 ⁇ 5 E.g., for maximum 3 bits info 3 2 ⁇ 11 2 ⁇ 6 E.g., for maximum 3 bits info 4 2 ⁇ 12 2 ⁇ 3 E.g., for maximum 3 bits info 5 2 ⁇ 12 2 ⁇ 4 E.g., for maximum 3 bits info 6 2 ⁇ 12 2 ⁇ 6 E.g., for maximum 3 bits info
• Example index k_1 k_2 k_3 Note 1 2 ⁇ 11 2 ⁇ 6 1 E.g., in general, 2 2 ⁇ 6 1 0 E.g., for maximum 3 bits info, density 1/4 3 2 ⁇ 12 2 ⁇ 3 0 E.g., for maximum 3 bits info, density 1/4 4 2 ⁇ 11 2 ⁇ 3 0 E.g., for maximum 3 bits info, density 1/4 5 2 ⁇ 7 1 1 E.g., for maximum 3 bits info, density 1/4 6 2 ⁇ 9 2 ⁇ 1 1 E.g., for maximum 3 bits info, density 1/4 7 2 ⁇ 12 2 ⁇ 3 1 E.g., for maximum 3 bits info, density 1/4 8 2 ⁇ 11 2 ⁇ 3 1 E.g., for maximum 3 bits info, density 1/4
• the payload of PBCH includes 24-bits master information block (MIB) from higher layer and 8-bits timing bits from physical layer, wherein the 8-bits timing bits from physical layer includes the 1st to 4th LSB of system frame number (SFN), half frame indicator, and the 4th to 6th LSB of SSB index for frequency range 2 (FR2), or 5th LSB of k_SSB and 2 reserved bits for frequency range 1 (FR1).
• MIB master information block
• SFN system frame number
• FR2 frequency range 2
• FR1 reserved bits for frequency range 1
• Selected bits of PBCH payload are scrambled by the 1st-level scrambling, before CRC attachment, wherein the selected bits include MIB, and 4th and 1st LSB of SFN for both FR1 and FR2, and further include 5th LSB of k_SSB and 2 reserved bits for FR1.
• FIGURE 28A illustrates an example scrambling of PBCH for FR2 2800 according to embodiments of the present disclosure.
• An embodiment of the scrambling of PBCH for FR2 2800 shown in FIGURE 28A is for illustration only.
• One or more of the components illustrated in FIGURE 28A can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 28B illustrates an example scrambling of PBCH for FR1 2850 according to embodiments of the present disclosure.
• An embodiment of the scrambling of PBCH for FR1 2850 shown in FIGURE 28B is for illustration only.
• One or more of the components illustrated in FIGURE 28B can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 28A and FIGURE 28B An illustration of the 1st-level and 2nd-level scrambling is shown in FIGURE 28A and FIGURE 28B for FR2 and FR1, respectively.
• the sidelink synchronization signals and physical sidelink broadcast channel block compromises components of sidelink primary synchronization signals, sidelink secondary synchronization signals, and physical sidelink broadcast channel (including DM-RS).
• S-SSB physical sidelink broadcast channel block
• An illustration of the composition of S-SSB is shown in 2501 and 2502 of FIGURE 25, with respect to normal cyclic prefix (NCP) and extended cyclic prefix (ECP), respectively.
• NCP normal cyclic prefix
• ECP extended cyclic prefix
• the present disclosure focuses on the design of scrambling of PSBCH, including the procedure for scrambling, and the sequence generation for scrambling.
• the present disclosure focuses on the scrambling of PSBCH, including procedure for scrambling; bits applicable to scrambling; timing information in PSBCH payload; and sequence generation for scrambling.
• FIGURE 29 illustrates an example scrambling procedures for PSBCH 2900 according to embodiments of the present disclosure.
• An embodiment of the scrambling procedures for PSBCH 2900 shown in FIGURE 29 is for illustration only.
• One or more of the components illustrated in FIGURE 29 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• two-level of scrambling is supported, wherein the 1st-level scrambling is before CRC attachment and the 2nd-level scrambling is after rate matching.
• An illustration of the procedure of this example is shown in 2904 of FIGURE 29.
• all bits from the previous step are applicable to the scrambling procedure as described in the examples and/or embodiments of the present disclosure.
• all the bits after rate matching can be applied to the scrambling procedure.
• all the payload bits after payload generation can be applied to the scrambling procedure.
• all the payload bits after payload generation can be applied to the 1st-level scrambling procedure.
• part of the bits from the previous step are applicable to the scrambling procedure as described in the example of this disclosure.
• part of the payload bits after payload generation can be applied to the scrambling procedure, and the remaining part of the payload bits can be applied to the CRC attachment procedure without scrambling.
• part of the payload bits after payload generation can be applied to the 1st-level scrambling procedure, and the remaining part of the payload bits can be applied to the CRC attachment procedure without scrambling.
• bit(s) for S-SSB index (e.g., MSB or LSB) is not scrambled.
• bit(s) for DFN is not scrambled.
• FIGURE 30 illustrates an example QCLed S-SSB groups in a periodicity 3000 according to embodiments of the present disclosure.
• An embodiment of the QCLed S-SSB groups in a periodicity 3000 shown in FIGURE 30 is for illustration only.
• One or more of the components illustrated in FIGURE 30 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• S-SSBs are transmitted in an interval of 80 ms within the periodicity of 160 ms (e.g., 2 groups), e.g., the S-SSBs are QCLed in an interval of 80 ms as in 3001 of FIGURE 30, then the 4th LSB of DFN is not scrambled.
• S-SSBs are transmitted in an interval of 40 ms within the periodicity of 160 ms (e.g., 4 groups), e.g., the S-SSBs are QCLed in an interval of 40 ms as in 3002 of FIGURE 30, then the 3rd and 4th LSB of DFN are not scrambled.
• S-SSBs are transmitted in an interval of 20 ms within the periodicity of 160 ms (e.g., 8 groups), e.g., the S-SSBs are QCLed in an interval of 20 ms as in 3003 of FIGURE 30, then the 2nd, 3rd and 4th LSB of DFN are not scrambled.
• S-SSBs are transmitted in an interval of 10 ms within the periodicity of 160 ms (e.g., 16 groups), e.g., the S-SSBs are QCLed in an interval of 10 ms as in 3004 of FIGURE 30, then the 1st, 2nd, 3rd and 4th LSB of DFN are not scrambled.
• bit for the half frame indicator is not scrambled.
• the S-SSBs are QCLed in an interval of 5 ms, then the bit for the half frame indicator is not scrambled.
• bit(s) for the slot index within a frame is not scrambled.
• bit(s) for the slot index within a frame is not scrambled, wherein the bit(s) are common for the QCLed S-SSBs.
• bit(s) corresponding to the same QCL group is not scrambled.
• the combination of above examples and/or embodiments can be supported.
• different combination can be supported according to (pre-)configuration of the transmitted S-SSBs.
• the payload of PSBCH includes timing related information, wherein the timing related information includes at least one of a DFN, a slot index within a frame, or whole or part of an S-SSB index.
• FIGURE 31 illustrates an example PSBCH payload including timing related information 3100 according to embodiments of the present disclosure.
• An embodiment of the PSBCH payload including timing related information 3100 shown in FIGURE 31 is for illustration only.
• One or more of the components illustrated in FIGURE 31 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• FIGURE 31 An illustration of the example PSBCH payload including timing related information is shown in FIGURE 31, wherein 3101 illustrates PSBCH payload with 10 bits DFN, 6 bits slot index, and whole SSB index (e.g., 6 bits); 3102 illustrates PSBCH payload with 10 bits DFN, 6 bits slot index, and partial S-SSB index (e.g., 3 MSBs of S-SSB index); 3103 illustrates PSBCH payload with 10 bits DFN, and 6 bits slot index; 3104 illustrates PSBCH payload with 10 bits DFN, and whole SSB index (e.g., 6 bits); 3105 illustrates PSBCH payload with 10 bits DFN, and partial S-SSB index (e.g., 3 MSBs of S-SSB index).
• 3101 illustrates PSBCH payload with 10 bits DFN, 6 bits slot index, and whole SSB index (e.g., 6 bits);
• 3102 illustrates PSBCH payload with 10 bits DFN, 6 bits slot index, and
• the bit-width of the slot index can be different according to the subcarrier spacing (SCS) of the S-SSB. For example, only the X LSBs of the 6 bits for slot index are utilized with the remaining 6-X bits reserved or set as default values, wherein X corresponds to the required number of bits for indicating the slot index with respect to the SCS of S-SSB.
• SCS subcarrier spacing
• SCS of S-SSB Values for slot index Bit-width for slot index (X) Reserved or default number of bits 15 kHz 0, ..., 9 3 bits 3 bits 30 kHz 0, ..., 19 4 bits 2 bits 60 kHz 0, ..., 39 5 bits 1 bit 120 kHz 0, ..., 79 6 bits bit
• the bit-width for the S-SSB index included in the PSBCH payload can be based on the (pre-)configured number of transmitted S-SSBs. For example, only the Y LSBs of the 6 bits for S-SSB index are utilized with the remaining 6-Y bits reserved or set as default values, wherein Y corresponds to the required number of bits for indicating the S-SSB index within the (pre-)configured number of transmitted S-SSBs.
• An example mapping between number of bits for S-SSB index (e.g., Y) and (pre-)configured number of transmitted S-SSBs is shown in TABLE 4.
• Example mapping between number of bits for S-SSB index and (pre-)configured number of transmitted S-SSBs Number of transmitted S-SSBs Bit-width for S-SSB index (Y) Reserved or default number of bits 1 0 bit 6 bits 2 1 bit 5 bits 4 2 bits 4 bits 8 3 bits 3 bits 16 4 bits 2 bits 32 5 bits 1 bit 64 6 bits bit
• the bit-width for part of the S-SSB index included in the PSBCH payload can be based on the (pre-)configured number of transmitted S-SSBs. For example, assuming a Z-bit field is used to indicate part of the S-SSB index (e.g., Z MSBs of S-SSB index), then only Y bits of the Z bits are utilized with the remaining Z-Y bits reserved or set as default values, wherein Y corresponds to the utilized number of bits for indicating part of the S-SSB index within the (pre-)configured number of transmitted S-SSBs.
• An example mapping between number of utilized bits for S-SSB index (e.g., Y), bit-width of field in payload (e.g., Z), and (pre-)configured number of transmitted S-SSBs is shown in TABLE 5.
• Number of transmitted S-SSBs Bit-width of field in payload (Z)
• Number of bits utilized (Y) Reserved or default number of bits 1 1 0 bit 1 bit 2 1 0 bit 1 bit 4 1 0 bit 1 bit 8 1 0 bit 1 bit 16 1 0 bit 1 bit 32 1 0 bit 1 bit 64 1 1 bit 0 bit 1 2 0 bit 2 bits 2 2 0 bit 2 bits 4 2 0 bit 2 bits 8 2 0 bit 2 bits 16 2 0 bit 2 bits 32 2 1 bit 1 bit 64 2 2 bits 0 bit 1 3 0 bit 3 bits 2 3 0 bit 3 bits 4 3 0 bit 3 bits 8 3 0 bit 3 bits 16 3 1 bit 2 bits 32 3 2 bits 1 bit 64 3 3 bits 0 bit 1 4 0 bit 4 bits 2 0 bit 4 bits 4 0 bit 4 bits 8 4 1 bit 3 bits 16 4 2 bits 32 4 3
• the generation of the scrambling sequence of PSBCH is at least based on the sidelink synchronization ID (e.g., denoted as N_ID in this disclosure).
• the generation of the scrambling sequence of PSBCH is based on the sidelink synchronization ID only.
• the scrambling sequence of PSBCH is generated for every slot containing an S-SSB including the corresponding PSBCH, and the initial condition of the scrambling sequence is based on the sidelink synchronization ID only.
• N_c an output shift offset
• the truncated scrambling sequence length can be different for S-SSBs with normal CP and extended CP.
• the generation of the scrambling sequence of PSBCH is based on the sidelink synchronization ID together with extra information. In one example, if the extra information carried by the scrambling sequence of PSBCH is not carried by S-PSS, S-SSS, or DM-RS of PSBCH of the corresponding S-SSB, the extra information needs to be blindly detected by the sidelink UE.
• the extra information for generating the scrambling sequence of PSBCH can be the S-SSB index or part of the S-SSB index.
• the extra information for generating the scrambling sequence of PSBCH can be the QCL group index or index within a QCL group.
• the extra information for generating the scrambling sequence of PSBCH can be information regarding the synchronization source (e.g., in-coverage/out-of-coverage indicator, and/or the type of synchronization source, and/or priority information of the synchronization source).
• the synchronization source e.g., in-coverage/out-of-coverage indicator, and/or the type of synchronization source, and/or priority information of the synchronization source.
• the sequence is generated according to a PN-sequence given by a QPSK modulated sequence constructed by XOR of two M-sequences, wherein the generation of the PN-sequence is based on the sidelink synchronization ID only (e.g., in the initial condition), and the generated PN-sequence is truncated into multiple non-overlapping segments, wherein each segment corresponds to one of the extra information carried by the scrambling sequence.
• the length of truncated segments of the scrambling sequence can be different for S-SSBs with normal CP and extended CP.
• the extra information can be part of the DFN, and the generated PN-sequence is truncated into non-overlapping segments, such that the i-th segment corresponds to i*M to (i+1)*M-1 sequence index of the generated PN-sequence, wherein i has a one-to-one mapping to part of the DFN, and M is length of each segment, which for example can be different for S-SSB with normal CP and extended CP.
• the extra information can be part of the slot index within a frame, and the generated PN-sequence is truncated into non-overlapping segments, such that the i-th segment corresponds to i*M to (i+1)*M-1 sequence index of the generated PN-sequence, wherein i has a one-to-one mapping to part of the slot index within a frame, and M is length of each segment, which for example can be different for S-SSB with normal CP and extended CP.
• the extra information can be QCL information (e.g., QCL group index or index within a QCL group), and the generated PN-sequence is truncated into non-overlapping segments, such that the i-th segment corresponds to i*M to (i+1)*M-1 sequence index of the generated PN-sequence, wherein i has a one-to-one mapping to the QCL information (e.g., QCL group index or index within a QCL group), and M is length of each segment, which for example can be different for S-SSB with normal CP and extended CP.
• QCL information e.g., QCL group index or index within a QCL group
• the extra information can be information regarding the synchronization source (e.g., in-coverage/out-of-coverage indicator, and/or the type of synchronization source, and/or priority information of the synchronization source), and the generated PN-sequence is truncated into non-overlapping segments, such that the i-th segment corresponds to i*M to (i+1)*M-1 sequence index of the generated PN-sequence, wherein i has a one-to-one mapping to the information regarding the synchronization source (e.g., in-coverage/out-of-coverage indicator, and/or the type of synchronization source, and/or priority information of the synchronization source), and M is length of each segment, which for example can be different for S-SSB with normal CP and extended CP.
• the synchronization source e.g., in-coverage/out-of-coverage indicator, and/or the type of synchronization source, and/or priority information of the synchronization source
• the sequence is generated according to a PN-sequence given by a QPSK modulated sequence constructed by XOR of two M-sequences, wherein the generation of the PN-sequence is based on the sidelink synchronization ID as well as the extra information, such that the initial condition of one of the M-sequences includes both the sidelink synchronization ID as well as the extra information.
• the sequence is generated according to a PN-sequence given by a QPSK modulated sequence constructed by XOR of two M-sequences, wherein the generation of the PN-sequence is based on the sidelink synchronization ID only (e.g., in the initial condition), and the generated PN-sequence is performed with a cyclic shift, wherein the cyclic shift is based on the extra information carried by the scrambling sequence.
• the sequence is generated according to a PN-sequence given by a QPSK modulated sequence constructed by XOR of two M-sequences, wherein the generation of the PN-sequence is based on the sidelink synchronization ID only (e.g., in the initial condition), and the generated PN-sequence is performed with a phase rotation, wherein the phase rotation is based on the extra information carried by the scrambling sequence.
• FIGURE 32 illustrates a flow chart of a method 3200 for window size adaptation according to embodiments of the present disclosure, as may be performed by a user equipment (UE) (e.g., 111-116 as illustrated in FIGURE 1).
• UE user equipment
• An embodiment of the method 3200 shown in FIGURE 32 is for illustration only.
• One or more of the components illustrated in FIGURE 32 can be implemented in specialized circuitry configured to perform the noted functions or one or more of the components can be implemented by one or more processors executing instructions to perform the noted functions. Other embodiments are used without departing from the scope of the present disclosure.
• the method 3200 begins at step 3202.
• the UE receives a set of higher layer parameters including configuration information for sidelink synchronization signals and physical sidelink broadcast channel (S-SS/PSBCH) block.
• S-SS/PSBCH physical sidelink broadcast channel
• the configuration information for the S-SS/PSBCH block further includes a frequency location of the S-SS/PSBCH blocks and the frequency location of the S-SS/PSBCH blocks corresponds to a subcarrier with an index 66 in the S-SS/PSBCH block.
• the configuration information for the S-SS/PSBCH block further includes information for a sidelink bandwidth part (SL BWP) and the information for the SL BWP includes a numerology of the SL BWP and a bandwidth of the SL BWP.
• SL BWP sidelink bandwidth part
• the UE in step 3204 determines, based on the configuration information for the S-SS/PSBCH block, a number of transmitted S-SS/PSBCH blocks ( ), an offset for transmitted S-SS/PSBCH blocks ( ), and an interval for transmitted S-SS/PSBCH blocks ( ).
• the UE in step 3206 determines a set of slots containing the transmitted S-SS/PSBCH blocks within a period for a transmission of the S-SS/PSBCH block, wherein an index of a slot in the set of slots is determined based on , where is an index of the S-SS/PSBCH block with .
• the UE determines a numerology of the S-SS/PBCH block as the numerology of the SL BWP and determines a bandwidth of the S-SS/PBCH block as a part of the bandwidth of the SL BWP.
• the UE determines that a subcarrier with index 0 in the S-SS/PBCH block is aligned with a subcarrier with index 0 in a resource block (RB) in the SL BWP.
• RB resource block
• the UE determines a scrambling sequence applied to a number of bits transmitted on a PSBCH.
• the UE initialize a generator for the scrambling sequence with , wherein is a sidelink synchronization identification (SS-ID).
• SS-ID sidelink synchronization identification
• the UE determines a sequence for generating a demodulation reference signal (DM-RS) for a PSBCH.
• DM-RS demodulation reference signal
• the UE initialize a generator for generating the DM-RS with , wherein is the SS-ID.
• the UE determines a length-127 sequence for a sidelink primary synchronization signal (S-PSS) from subcarriers with indices 2 to 128 in symbols mapped for the S-PSS, determines a length-127 sequence for a sidelink secondary synchronization signal (S-SSS) from subcarriers with indices 2 to 128 in symbols mapped for the S-SSS, determines subcarriers with indices 0, 1, 129, 130, and 131 as zero in symbols mapped for the S-PSS, and determines subcarriers with indices 0, 1, 129, 130, and 131 as zero in symbols mapped for the S-SSS.
• S-PSS sidelink primary synchronization signal
• S-SSS sidelink secondary synchronization signal

Landscapes

• Engineering & Computer Science (AREA)
• Signal Processing (AREA)
• Computer Networks & Wireless Communication (AREA)
• Computer Security & Cryptography (AREA)
• Physics & Mathematics (AREA)
• Mathematical Physics (AREA)
• Databases & Information Systems (AREA)
• Mobile Radio Communication Systems (AREA)
• Telephonic Communication Services (AREA)

Priority Applications (1)

Applications Claiming Priority (9)

Related Child Applications (1)

Publications (3)

Family

ID=74851399

Family Applications (2)

Family Applications Before (1)

Country Status (6)

Families Citing this family (8)

Family Cites Families (15)

• 2020
  • 2020-06-15 US US16/946,300 patent/US11558831B2/en active Active
  • 2020-09-10 JP JP2021554979A patent/JP2022546787A/ja active Pending
  • 2020-09-10 CN CN202080020319.4A patent/CN113557781B/zh active Active
  • 2020-09-10 EP EP24155019.3A patent/EP4344315A3/de active Pending
  • 2020-09-10 WO PCT/KR2020/012227 patent/WO2021049886A1/en unknown
  • 2020-09-10 KR KR1020217042843A patent/KR20220064347A/ko active Search and Examination
  • 2020-09-10 CN CN202411064089.8A patent/CN118741713A/zh active Pending
  • 2020-09-10 EP EP20863126.7A patent/EP3881458B1/de active Active
• 2022
  • 2022-12-15 US US18/066,942 patent/US11825431B2/en active Active

Also Published As

Similar Documents

Legal Events