EP3871211A1 - Panneau d'affichage et procédé de commande du panneau d'affichage - Google Patents

Panneau d'affichage et procédé de commande du panneau d'affichage

Info

Publication number
EP3871211A1
EP3871211A1 EP20784014.1A EP20784014A EP3871211A1 EP 3871211 A1 EP3871211 A1 EP 3871211A1 EP 20784014 A EP20784014 A EP 20784014A EP 3871211 A1 EP3871211 A1 EP 3871211A1
Authority
EP
European Patent Office
Prior art keywords
light emitting
voltage
emitting element
transistor
driving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP20784014.1A
Other languages
German (de)
English (en)
Other versions
EP3871211A4 (fr
EP3871211B1 (fr
Inventor
Jinho Kim
Sangmin Shin
Youngki Jung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority claimed from PCT/KR2020/004205 external-priority patent/WO2020204487A1/fr
Publication of EP3871211A1 publication Critical patent/EP3871211A1/fr
Publication of EP3871211A4 publication Critical patent/EP3871211A4/fr
Application granted granted Critical
Publication of EP3871211B1 publication Critical patent/EP3871211B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2011—Display of intermediate tones by amplitude modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2003—Display of colours
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2077—Display of intermediate tones by a combination of two or more gradation control methods
    • G09G3/2081—Display of intermediate tones by a combination of two or more gradation control methods with combination of amplitude modulation and time modulation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0259—Details of the generation of driving signals with use of an analog or digital ramp generator in the column driver or in the pixel circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/066—Waveforms comprising a gently increasing or decreasing portion, e.g. ramp
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0242—Compensation of deficiencies in the appearance of colours
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/045—Compensation of drifts in the characteristics of light emitting or modulating elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0626—Adjustment of display parameters for control of overall brightness
    • G09G2320/0633—Adjustment of display parameters for control of overall brightness by amplitude modulation of the brightness of the illumination source
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/12—Test circuits or failure detection circuits included in a display system, as permanent part thereof
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3258—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element

Definitions

  • the disclosure relates to a display panel and a driving method of the display panel, and more particularly, to a display panel in which a light emitting element constitutes a pixel, and a driving method of the display panel.
  • Each pixel of such a display panel may include a plurality of sub-pixels, and each sub-pixel includes a light emitting element.
  • the light emitting element may be implemented as a micro LED.
  • FIG. 1 illustrates a change in wavelength according to the magnitude (or amplitude) of a driving current flowing through a blue LED, a green LED, and a red LED.
  • a pixel circuit for driving the sub-pixel is required for each light emitting element.
  • the pixel circuit occupies a large area in the display panel, there is a problem that a high resolution display panel may not be provided.
  • a display panel and a driving method thereof may provide a high resolution display panel while improving color reproducibility by optimizing a design of a driving circuit for driving an LED, which is an inorganic light emitting element, mounted on a substrate, with respect to an input image signal.
  • a display panel and a driving method thereof capable of securing a range of PWM data voltage capable of stably expressing gray scale.
  • a display panel including a plurality of pixels includes: a plurality of light emitting elements configured to constitute each pixel of the plurality of pixels; and a plurality of pixel circuits respectively corresponding to the plurality of light emitting elements and configured to drive the plurality of light emitting elements, wherein the plurality of pixel circuits includes a first pixel circuit for pulse width modulation (PWM)-driving a first light emitting element among the plurality of light emitting elements and a second pixel circuit for pulse amplitude modulation (PAM)-driving a second light emitting element among the plurality of light emitting elements.
  • PWM pulse width modulation
  • PAM pulse amplitude modulation
  • the plurality of light emitting elements may include a red (R) light emitting element, a green (G) light emitting element, and a blue (B) light emitting element; the first light emitting element may correspond to the green light emitting element; and the second light emitting element may correspond to the red light emitting element and the blue light emitting element.
  • R red
  • G green
  • B blue
  • a size of the first pixel circuit may be greater than a size of the second pixel circuit.
  • Each of the plurality of light emitting elements may be configured to emit light based on a driving current provided from a corresponding pixel circuit among the plurality of pixel circuits; the first pixel circuit may be configured to provide, to the first light emitting element for a time corresponding to a PWM data voltage applied to the first pixel circuit, a first driving current having an amplitude corresponding to a first PAM data voltage applied to the first pixel circuit; and the second pixel circuit may be configured to provide, to the second light emitting element, a second driving current having an amplitude corresponding to a second PAM data voltage applied to the second pixel circuit.
  • a gray scale of light emitted from the first light emitting element may be controlled by a time when the first driving current is provided to the first light emitting element according to a magnitude of the PWM data voltage; and a gray scale of light emitted from the second light emitting element may be controlled by the amplitude of the second driving current according to a magnitude of the second PAM data voltage.
  • Each of the plurality of light emitting elements may be a micro light emitting diode (LED).
  • LED micro light emitting diode
  • the first pixel circuit may be configured to change a voltage of a terminal of the first pixel circuit according to a sweep voltage applied to the first pixel circuit to provide, to the first light emitting element, a driving current having a pulse width corresponding to a PWM data voltage; and the sweep voltage may be a voltage that is linearly changed from a second voltage after changing from a first voltage to the second voltage.
  • the first pixel circuit may include a transistor and may be configured to control the pulse width of the driving current by performing a switching operation of the transistor based on a voltage of a gate terminal of the transistor that is changed according to the sweep voltage.
  • the sweep voltage may be a voltage that is stepped up from the first voltage to the second voltage before an emission time of the first light emitting element, and then decreases with time from the second voltage during the emission time.
  • the voltage of the gate terminal of the transistor may increase by a difference between the second voltage and the first voltage as the sweep voltage increases, and may decrease from the increased voltage as the sweep voltage decreases; and the pulse width of the driving current may be determined based on a time until the decreased voltage of the gate terminal reaches a specific voltage.
  • the specific voltage may be a voltage determined based on a driving voltage for driving the first pixel circuit.
  • the difference between the first voltage and the second voltage may correspond to a range of the PWM data voltage for expressing the gray scale of the light emitted from a first inorganic light emitting element.
  • the first pixel circuit may be configured to turn on a transistor connected in parallel with a first inorganic light emitting element in a time section including a time point at which a switching operation of the transistor is performed, in order to discharge a leakage current.
  • a driving method of a display panel in which each of a plurality of pixels includes a plurality of light emitting elements and includes a plurality of pixel circuits respectively corresponding to the plurality of light emitting elements for driving the plurality of light emitting elements includes: pulse width modulation (PWM)-driving a first light emitting element among the plurality of light emitting elements through a first pixel circuit; and pulse amplitude modulation (PAM)-driving a second light emitting element among the plurality of light emitting elements through a second pixel circuit.
  • PWM pulse width modulation
  • PAM pulse amplitude modulation
  • the plurality of light emitting elements may include a red (R) light emitting element, a green (G) light emitting element, and a blue (B) light emitting element; the first light emitting element may correspond to the green light emitting element; and the second light emitting element may correspond to the red light emitting element and the blue light emitting element.
  • R red
  • G green
  • B blue
  • a size of the first pixel circuit may be greater than a size of the second pixel circuit.
  • Each of the plurality of light emitting elements may emit light based on a driving current provided from a corresponding pixel circuit among the plurality of pixel circuits;
  • the PWM-driving may include providing, by the first pixel circuit to the first light emitting element for a time corresponding to a PWM data voltage applied to the first pixel circuit, a first driving current having an amplitude corresponding to a first PAM data voltage applied to the first pixel circuit; and the PAM-driving may include providing, by the second pixel circuit to the second light emitting element, a second driving current having an amplitude corresponding to a second PAM data voltage applied to the second pixel circuit.
  • a gray scale of light emitted from the first light emitting element may be controlled by a time when the first driving current is provided to the first light emitting element according to a magnitude of the PWM data voltage; and a gray scale of light emitted from the second light emitting element may be controlled by the amplitude of the second driving current according to a magnitude of the second PAM data voltage.
  • Each of the plurality of light emitting elements may be a micro LED.
  • the PWM-driving may include changing, by the first pixel circuit, a voltage of a terminal of the first pixel circuit according to a sweep voltage applied to the first pixel circuit to provide, to the first light emitting element, a driving current having a pulse width corresponding to a PWM data voltage; and the sweep voltage may be a voltage that is linearly changed from a second voltage after changing from a first voltage to the second voltage.
  • the PWM-driving may further include controlling, by the first pixel circuit, the pulse width of the driving current by performing a switching operation of a transistor, of the first pixel circuit, based on a voltage of a gate terminal of the transistor that is changed according to the sweep voltage.
  • the sweep voltage may be a voltage that is stepped up from the first voltage to the second voltage before an emission time of the first light emitting element, and then decreases with time from the second voltage during the emission time.
  • the voltage of the gate terminal of the transistor may increase by a difference between the second voltage and the first voltage as the sweep voltage increases, and decrease from the increased voltage as the sweep voltage decreases; and the pulse width of the driving current may be determined based on a time until the decreased voltage of the gate terminal reaches a specific voltage.
  • the specific voltage may be a voltage determined based on a driving voltage for driving the first pixel circuit.
  • the difference between the first voltage and the second voltage may correspond to a range of the PWM data voltage for expressing the gray scale of the light emitted from a first inorganic light emitting element.
  • the PWM-driving may include turning on, by the first pixel circuit, a transistor connected in parallel with a first inorganic light emitting element in a time section including a time point at which a switching operation of the transistor is performed, in order to discharge a leakage current.
  • a plurality of pixel circuits respectively corresponding to a plurality of light-emitting elements constituting a pixel includes: a first pixel circuit configured to pulse width modulation (PWM)-drive a first light emitting element among the plurality of light emitting elements; and a second pixel circuit configured to pulse amplitude modulation (PAM)-drive a second light emitting element among the plurality of light emitting elements.
  • PWM pulse width modulation
  • PAM pulse amplitude modulation
  • the first pixel circuit may be configured to PWM-drive a green light emitting element; and the second pixel circuit may be configured to PAM-drive a red light emitting element and a blue light emitting element.
  • a size of the first pixel circuit may be greater than a size of the second pixel circuit.
  • the first pixel circuit may be configured to provide, to the first light emitting element for a time corresponding to a PWM data voltage applied to the first pixel circuit, a first driving current having an amplitude corresponding to a first PAM data voltage applied to the first pixel circuit; and the second pixel circuit may be configured to provide, to the second light emitting element, a second driving current having an amplitude corresponding to a second PAM data voltage applied to the second pixel circuit.
  • Each of the plurality of light emitting elements may be a micro light emitting diode (LED).
  • LED micro light emitting diode
  • the first pixel circuit may be configured to change a voltage of a terminal of the first pixel circuit according to a sweep voltage applied to the first pixel circuit to provide, to the first light emitting element, a driving current having a pulse width corresponding to a PWM data voltage; and the sweep voltage may be a voltage that is linearly changed from a second voltage after changing from a first voltage to the second voltage.
  • the wavelength of the light emitted from the inorganic light emitting element included in the display panel may be prevented from being changed according to the gradation.
  • a mura or color of the inorganic light emitting element constituting the display panel may be corrected, and even when a display panel having a large area is configured by combining the display panels of the module type, luminance or color difference between the display panel modules may be corrected.
  • a range of PWM data voltage capable of stably expressing the gradation may be secured.
  • FIG. 1 is a graph illustrating a change in wavelength according to the magnitude of a driving current flowing through a blue LED, a green LED, and a red LED;
  • FIG. 2 is a diagram for describing a pixel structure of a display panel according to an embodiment
  • FIG. 3 is a diagram for describing a pixel structure of a display panel according to an embodiment
  • FIG. 4 is a cross-sectional view of the display panel according to an embodiment
  • FIG. 5 is a block diagram illustrating a configuration of the display panel according to an embodiment
  • FIG. 6 is a block diagram illustrating a configuration of the display panel according to an embodiment
  • FIG. 7 is a block diagram illustrating a configuration of a pixel circuit according to an embodiment
  • FIG. 8 is a block diagram illustrating a configuration of a pixel circuit according to an embodiment
  • FIGS. 9 to 11 are circuit diagrams of pixel circuits according to an embodiment
  • FIG. 12 is a diagram for describing a method for determining a pulse width of a driving current according to an embodiment
  • FIG. 13 is a block diagram illustrating a configuration of a pixel circuit according to an embodiment
  • FIG. 14 is a circuit diagram of an internal compensation circuit according to an embodiment
  • FIG. 15 is a diagram for describing a range of a sweep voltage and a PWM data voltage according to an embodiment
  • FIG. 16 is a detailed circuit diagram of a pixel circuit according to an embodiment
  • FIG. 17 is a timing diagram of various signals for driving the pixel circuit of FIG. 16 according to an embodiment
  • FIG. 18 is a detailed circuit diagram of a pixel circuit according to an embodiment
  • FIG. 19 is a timing diagram of various signals for driving the pixel circuit of FIG. 18 according to an embodiment
  • FIG. 20 is a configuration diagram of a display device according to an embodiment.
  • FIG. 21 is a flowchart illustrating a driving method of the display panel according to an embodiment.
  • first,” “second,” and the like, used in the disclosure may indicate various components regardless of a sequence and/or importance of the components, will be used in order to distinguish one component from the other components, and do not limit the corresponding components.
  • any component for example, a first component
  • another component for example, a second component
  • the component is directly coupled with/to the other component or may be coupled with/to the other component through an intervening component (for example, a third component).
  • an intervening component for example, a third component
  • the expressions “at least one of [A], [B], and [C]” or “at least one of [A], [B], or [C]” means only A, only B, only C, A and B, B and C, A and C, or A, B, and C.
  • FIG. 2 is a diagram for describing a pixel structure of a display panel (or a display module) 1000 according to an embodiment.
  • a display panel according to an embodiment may be applied to a wearable device, a portable device, a handheld device, and an electronic product or an electronic device including various displays in a single unit.
  • the display panel according to an embodiment may be applied to a display device through a plurality of assembly arrangements in a matrix form.
  • the display panel comprises a monitor for a personal computer, a (high definition) television (TV), a large display device such as a signage, an electronic display, and the like.
  • the display panel 1000 may include a plurality of pixels 10 arranged in a matrix form.
  • each pixel 10 may include a plurality of sub-pixels 10-1 to 10-3.
  • one pixel 10 of the display panel 1000 may include three types of sub-pixels such as a red (R) sub-pixel 10-1, a green (G) sub-pixel 10-2, and a blue (B) sub-pixel 10-3. That is, one set of the R sub-pixel, the G sub-pixel, and the B sub-pixel may constitute one unit pixel of the display panel 1000.
  • Each sub-pixel may include a light emitting element.
  • the light emitting element may be an inorganic light emitting element manufactured using an inorganic material, which is different from an organic light emitting diode (OLED) manufactured using an organic material.
  • the light emitting element may be a light emitting diode (LED), in particular, a micro LED (u-LED or micro-LED).
  • the micro LED refers to an ultra-small inorganic light emitting element having a size of 100 micrometers ( ⁇ m) or less that emits light itself without a backlight or color filter.
  • the R sub-pixel may include an R micro LED
  • the G sub-pixel may include a G micro LED
  • the B sub-pixel may include a B micro LED.
  • the R, G, and B sub-pixels 10-1 to 10-3 are illustrated as being arranged in a reversed L shape in one pixel 10, but this is merely an example. It is understood that, in various embodiments, the sub-pixels 10-1 to 10-3 may be arranged in various forms.
  • the R, G, and B sub-pixels 10-1 to 10-3 may be arranged in a line in a pixel 10’ according to another embodiment.
  • such an arrangement of the sub-pixels is also merely an example, and the plurality of sub-pixels may be arranged in various forms within each pixel according to various embodiments.
  • the pixel has been described as including the three types of sub-pixels, that is, the R, G, and B sub-pixels. It is understood, however, that one or more other embodiments are not limited thereto.
  • the pixel may be implemented as four types of sub-pixels such as R, G, B, and W (white), or may further include any other kind of sub-pixel.
  • one pixel region 20 may include a region 10 occupied by the pixel and a remaining region 11 around the pixel.
  • the region 10 occupied by the pixel may be regarded as a region occupied by the plurality of sub-pixels constituting the pixel and a driving circuit for driving each sub-pixel.
  • the region 10 occupied by the pixel may include an R light emitting element and a pixel circuit for driving the R light emitting element, a G light emitting element and a pixel circuit for driving the G light emitting element, and a B light emitting element and a pixel circuit for driving the B light emitting element.
  • the remaining region 11 may include various circuits for driving the pixel circuit.
  • the pixel circuit may be formed on a substrate of the display panel 1000.
  • FIG. 4 is a cross-sectional view of the display panel according to an embodiment. In FIG. 4, for convenience of description, only one pixel included in the display panel 1000 is illustrated, and it is illustrated that sub-pixels in the pixel are arranged in a line.
  • the display panel 1000 may include a substrate 30, a driving circuit layer 40, and R, G, and B light emitting elements 50-1 to 50-3.
  • pixel circuits for driving the light emitting elements 50-1, 50-2, 50-3 may be implemented with a thin film transistor (TFT) and a capacitor, and may be included in the driving circuit layer 40 formed on the substrate 30. That is, the driving circuit layer 40 may include a pixel circuit for driving an R light emitting element 50-1, a pixel circuit for driving a G light emitting element 50-2, and a pixel circuit for driving a B light emitting element 50-3.
  • TFT thin film transistor
  • the substrate 30 may be implemented with glass, and the display panel 1000 in which the driving circuit layer 40 and the light emitting elements 50-1 to 50-3 are formed on the glass may be referred to as a display panel of a chip on glass (COG) type.
  • COG chip on glass
  • the glass and the driving circuit layer 40 formed on the glass may be collectively called a TFT panel or a glass substrate.
  • the substrate may be implemented with various materials in various embodiments.
  • the TFT of a TFT layer is not limited to a specific structure or type.
  • the TFT of the disclosure may be implemented as oxide TFT and Si TFT (poly silicon, a-silicon), organic TFT, graphene TFT, etc. other than LTPS TFT, and in the process of Si wafer CMOS, only P type (or N-type) MOSFET can be made and applied.
  • the R, G, and B light emitting elements 50-1 to 50-3 may be disposed on the driving circuit layer 40.
  • the light emitting element may be mounted or disposed on the driving circuit layer 40 to be electrically connected to the pixel circuit.
  • the R light emitting element 50-1 may be electrically connected to an electrode 1 formed or provided on the pixel circuit for driving the R light emitting element 50-1
  • the G light emitting element 50-2 may be electrically connected to an electrode 2 formed or provided on the pixel circuit for driving the G light emitting element 50-2
  • the B light emitting element 50-3 may be electrically connected to an electrode 3 formed or provided on the pixel circuit for driving the B light emitting element 50-3.
  • the light emitting elements 50-1 to 50-3 may be implemented as flip chip type micro LEDs.
  • the light emitting elements 50-1 to 50-3 are not limited thereto, and in some embodiments, the light emitting elements 50-1 to 50-3 may be lateral type or vertical type micro LEDs.
  • the display panel 1000 may further include at least one of a mux circuit for selecting any one of the plurality of sub-pixels 10-1 to 10-3 constituting the pixel 10, an electrostatic discharge circuit (ESD) for preventing static electricity generated in the display panel 1000, at least a gate driver for driving the pixels arranged in a matrix form on the display panel 1000 in a horizontal line unit (or row unit), a data driver (or source driver) for providing a data voltage (for example, a pulse amplitude modulation (PAM) data voltage, a pulse width modulation (PWM) data voltage, or the like) to each pixel or each sub-pixel, and the like.
  • a mux circuit for selecting any one of the plurality of sub-pixels 10-1 to 10-3 constituting the pixel 10
  • ESD electrostatic discharge circuit
  • PAM pulse amplitude modulation
  • PWM pulse width modulation
  • FIG. 5 is a block diagram illustrating a configuration of the display panel 1000 according to an embodiment.
  • the display panel 1000 may include a light emitting element 100 and a pixel circuit 200.
  • the light emitting element 100 constitutes the sub-pixel of the display panel 1000.
  • the display panel 1000 may include a plurality of pixels arranged in a matrix form, and each pixel may include a plurality of sub-pixels. Accordingly, a plurality of light emitting elements 100 may be included for each pixel.
  • the display panel 1000 may include a plurality of types of light emitting elements 100, and the type of the sub-pixel may be determined according to the type of the light emitting element 100.
  • the display panel 1000 may include a red (R) light emitting element for emitting red light, a green (G) light emitting element for emitting green light, and a blue (B) light emitting element for emitting blue light.
  • the pixel of the display panel 1000 includes R, G, and B sub-pixels.
  • the R light emitting element may constitute the R sub-pixel
  • the G light emitting element may constitute the G sub-pixel
  • the B light emitting element may constitute the B sub-pixel.
  • the light emitting element 100 may be a micro LED.
  • the R sub-pixel may include an R micro LED
  • the G sub-pixel may include a G micro LED
  • the B sub-pixel may include a B micro LED.
  • the light emitting element 100 may emit light according to a driving current provided by the pixel circuit 200.
  • the light emitting element 100 may emit light with different luminance according to amplitude or a pulse width of the driving current provided by the pixel circuit 200.
  • the pulse width of the driving current may also be expressed as a duty ratio of the driving current or a driving time (or duration) of the driving current.
  • the light emitting element 100 may emit light with high luminance as the amplitude of the driving current is larger and may emit light with high luminance as the pulse width is longer (i.e., the duty ratio is higher or the driving time is longer), but is not limited thereto.
  • the pixel circuit 200 may drive the light emitting element 100. Specifically, the pixel circuit 200 may drive the light emitting element 100 to control a gray scale of the light emitted from the light emitting element 100. In this case, according to an embodiment, depending on the type of light emitting element, a specific type of light emitting element may be driven through a pixel circuit for PWM driving, and other types of light emitting elements may be driven through a pixel circuit for PAM driving. Details thereof are described below.
  • the pixel circuit 200 may drive the light emitting element 100 to express the gray scale in a unit of the sub-pixel.
  • the pixel circuit 200 may drive the light emitting element 100 to express the gray scale in a unit of the sub-pixel, unlike a liquid crystal display (LCD) panel, which uses a plurality of LEDs that emit light of the same single color as a backlight.
  • LCD liquid crystal display
  • each sub-pixel of the display panel 1000 may include the light emitting element 100 and the pixel circuit 200 for driving the light emitting element 100. That is, for each light emitting element 100, there may be a pixel circuit 200 for driving the light emitting element 100.
  • the display panel 1000 may include, for each pixel, a pixel circuit for driving the R light emitting element, a pixel circuit for driving the G light emitting element, and a pixel circuit for driving the B light emitting element.
  • the display panel 1000 may include a plurality of pixels, and each pixel 10 may include a plurality of sub-pixels 10-1 to 10-3.
  • each pixel 10 may include a plurality of light emitting elements 100-1 to 100-3 and a plurality of pixel circuits 200-1 to 200-3 for driving the plurality of light emitting elements 100-1 to 100-3.
  • the plurality of light emitting elements 100-1 to 100-3 may include an R light emitting element 100-1, a G light emitting element 100-2, and a B light emitting element 100-3.
  • each of the plurality of light emitting elements 100-1 to 100-3 may emit light based on a driving current provided from a pixel circuit for driving each light emitting element among the plurality of pixel circuits 200-1 to 200-3. That is, the light emitting element 100-1 may emit light based on a driving current provided from the pixel circuit 200-1, the light emitting element 100-2 may emit light based on a driving current provided from the pixel circuit 200-2, and the light emitting element 100-3 may emit light based on a driving current provided from the pixel circuit 200-3.
  • the display panel 1000 may drive the light emitting element in different manners according to the type of the light emitting element.
  • the display panel 1000 may drive a specific type of light emitting element in a PAM manner, and may drive another specific type of light emitting element in a PWM manner.
  • the display panel 1000 may include a pixel circuit capable of driving the light emitting element in the PAM manner and a pixel circuit capable of driving the light emitting element in the PWM manner.
  • the plurality of pixel circuits 200-1 to 200-3 may include a first pixel circuit for PWM driving a first light emitting element among the plurality of light emitting elements 100-1 to 100-3, and a second pixel circuit for PAM driving a second light emitting element among the plurality of light emitting elements 100-1 to100-3.
  • a size of the first pixel circuit may be larger than the size of the second pixel circuit.
  • the first light emitting element may include the G emitting element
  • the second emitting light element may include the R light emitting element or the B light emitting element.
  • the first pixel circuit may provide a first driving current having amplitude corresponding to a PAM data voltage applied to the first pixel circuit to the first light emitting element for a time corresponding to a PWM data voltage applied to the first pixel circuit.
  • the gray scale of light emitted from the first light emitting element may be controlled by a time when the first driving current is provided to the first light emitting element according to the magnitude of the PWM data voltage.
  • the second pixel circuit may provide a second driving current having amplitude corresponding to a PAM data voltage applied to the second pixel circuit to the second light emitting element.
  • the gray scale of light emitted from the second light emitting element may be controlled by the amplitude of the second driving current according to the magnitude of the PAM data voltage.
  • the first pixel circuit may drive the G light emitting element among the light emitting elements included in the display panel 1000 using a PWM driving manner.
  • the first pixel circuit for driving the G light emitting element may be included in the display panel 1000.
  • the second pixel circuit may drive the R light emitting element and the B light emitting element among the light emitting elements included in the display panel 1000 using a PAM driving manner.
  • the second pixel circuit for driving the R light emitting element may be included in the display panel 1000
  • the second pixel circuit for driving the B light emitting element may be included in the display panel 1000.
  • FIGS. 7 and 8 are diagrams for describing pixel circuits 700 and 800 according to an embodiment.
  • a first pixel circuit 700 may provide a driving current to the light emitting element 100.
  • the light emitting element 100 may include the G light emitting element.
  • the first pixel circuit 700 may control the amplitude and pulse width of the driving current for driving the light emitting element 100 together by receiving a PAM data voltage and a PWM data voltage from a data driver, for example, and may drive the light emitting element 100 by providing the light emitting element 100 with the driving current controlled in both the amplitude and pulse width.
  • the first pixel circuit 700 may include a PWM driving circuit 710 and a PAM driving circuit 720.
  • the controlling of the amplitude and pulse width of the driving current “together” does not require that the first pixel circuit 700 simultaneously controls the amplitude and pulse width of the driving current at the same time, but indicates that PWM driving and PAM driving are used together for a gray scale representation.
  • the PAM driving circuit 720 may control the amplitude of the driving current provided to the light emitting element 100 based on the PAM data voltage.
  • the PWM driving circuit 710 may control the pulse width of the driving current provided to the light emitting element 100 based on the PWM data voltage.
  • the PAM driving circuit 720 provides a driving current having amplitude corresponding to the PAM data voltage to the light emitting element 100.
  • the PWM driving circuit 710 controls the pulse width of the driving current by controlling a driving time of the driving current (i.e., the driving current having the amplitude corresponding to the PAM data voltage) provided by the PAM driving circuit 720 to the light emitting element 100 based on the PWM data voltage.
  • the PAM data voltage may be collectively applied to all pixels (or all sub-pixels) included in the display panel 1000, and the PAM data voltage applied collectively may be a voltage of the same magnitude.
  • the first pixel circuit 700 controls the gray scale of the light emitted from the light emitting element 100 by the PWM driving manner. That is, the PWM driving manner is a manner of expressing the gray scale according to a light emitting time of the light emitting element 100. Therefore, when the light emitting element 100 is driven by the PWM driving manner, various gray scales may be expressed by varying the light emitting time even when the amplitude of the driving current is the same.
  • a data driver may provide the PWM data voltage to the first pixel circuit 700 to express the gray scale through PWM driving, and the first pixel circuit 700 may control the gray scale of the light emitted from the light emitting element 100 by controlling the driving time of the driving current according to the PWM data voltage.
  • the first pixel circuit 700 may also be referred to as a PWM pixel circuit in that it represents the gray scale of the light emitting element 100 through the PWM driving manner.
  • the first pixel circuit 700 drives the light emitting element 100 through the PWM driving manner. Accordingly, as described above with reference to FIG. 1, a problem in which the LED is driven by the PAM driving manner and the wavelength of the light emitted from the LED (in particular, the micro LED) is changed according to the gray scale may be resolved, thereby reducing color reproducibility.
  • the first pixel circuit 700 may, however, have a larger size in that it includes the PWM driving circuit 710 and the PAM driving circuit 720.
  • pixel per inch (PPI) is lowered, which is not suitable for high resolution (e.g., 8K).
  • the G light emitting element having a relatively large wavelength change (or wavelength shift) according to the driving current is PWM driven through the first pixel circuit 700, and the R light emitting element and the B light emitting element having relatively small wavelength changes are PAM driven as described below.
  • a second pixel circuit 800 may provide a driving current to the light emitting element 100.
  • the light emitting element 100 may include the R light emitting element and the B light emitting element.
  • the second pixel circuit 800 may control the amplitude of the driving current for driving the light emitting element 100 by receiving a PAM data voltage from a data driver, for example, and may drive the light emitting element 100 by providing the driving current having the controlled amplitude to the light emitting element 100.
  • the second pixel circuit 800 may include a PAM driving circuit 810.
  • the PAM driving circuit 810 may control the amplitude of the driving current provided to the light emitting element 100 based on the PAM data voltage. Specifically, the PAM driving circuit 810 may provide a driving current having amplitude corresponding to the PAM data voltage to the light emitting element 100.
  • the data driver may provide the PAM data voltage to the second pixel circuit 800 to express the gray scale through PAM driving, and the second pixel circuit 800 may control the gray scale of the light emitted from the light emitting element 100 by controlling the amplitude of the driving current according to the PAM data voltage.
  • the second pixel circuit 800 may also be referred to as a PAM pixel circuit in that it represents the gray scale of the light emitting element 100 through the PAM driving manner.
  • the G light emitting element included in the display panel 1000 is driven through the PWM pixel circuit, and the R and B light emitting elements included in the display panel 1000 are driven through the PAM pixel circuit. Accordingly, the display panel 1000 of high resolution may be provided in that an entire area occupied by the pixel circuits is smaller than the case in which all the light emitting circuits are driven through the PWM pixel circuit, while solving the problem reduced color reproducibility as the wavelength of the light is changed according to the gray scale.
  • FIGS. 9 to 11 illustrate circuit diagrams of pixel circuits according to an embodiment.
  • FIGS. 9 and 10 illustrate an example of a first pixel circuit, that is, PWM pixel circuits 900 and 1100.
  • the PWM pixel circuits 900 and 1100 may include PWM driving circuits 910 and 1110 and PAM driving circuits 920 and 1120, and may provide a driving current to the light emitting element 100 through these driving circuits.
  • the PAM driving circuits 920 and 1120 may control the amplitude of the driving current provided to the light emitting element 100 based on an applied PAM data voltage Sig.
  • the PWM driving circuits 910 and 1110 may control a driving time of the driving current provided by the PAM driving circuits 920 and 1120 to the light emitting element 100 based on an applied PWM data voltage Sig. That is, the PWM driving circuits 910 and 1110 control a pulse width of the driving current based on the applied PWM data voltage Sig.
  • the PAM data voltage and the PWM data voltage may be applied to the PAM driving circuit and the PWM driving circuit, respectively, by time division.
  • the PWM pixel circuits 900 and 1100 may provide a driving current having a pulse width corresponding to a PWM data voltage for gray scale representation for each pixel to the light emitting element 100, and the light emitting element 100 may emit light according to the driving current provided from the PWM pixel circuits 900 and 1100.
  • FIG. 11 illustrates an example of a second pixel circuit, that is, a PAM pixel circuit 1200.
  • the PAM pixel circuit 1200 may include a PAM driving circuit 1210, and may provide a driving current to the light emitting element 100 through the PAM driving circuit 1210.
  • the PAM driving circuit 1210 may control the amplitude of the driving current provided to the light emitting element 100 based on an applied PAM data voltage Sig.
  • the PAM pixel circuit 1200 may provide a driving current having amplitude corresponding to a PAM data voltage for gray scale representation for each pixel to the light emitting element 100, and the light emitting element 100 may emit light according to the driving current provided from the PAM pixel circuit 1200.
  • the PWM pixel circuits 900 and 1100 may be implemented with thirteen transistors (i.e., T1 to T13) and two capacitors (i.e., C1 and C2) in that the PWM pixel circuits 900 and 1100 include the PWM driving circuits 910 and 1110 and the PAM driving circuits 920 and 1120.
  • the PAM pixel circuit 1200 may be implemented with seven transistors (i.e., T1 to T7) and one capacitor (i.e., C2) in that it includes only the PAM driving circuit 1210.
  • the PAM pixel circuit 1200 may be implemented in a smaller size than the PWM pixel circuits 900 and 1100.
  • the area of the entire pixel circuit is 48000 ⁇ m 2
  • the pixel circuits for driving the R and B light emitting elements are formed by the PAM pixel circuit 1200 and the pixel circuit for driving the G light emitting element is formed by the PWM pixel circuits 900 and 1100 according to an embodiment, the area of the entire pixel circuit is 29000 ⁇ m 2 , which may be relatively reduced by 40%.
  • the circuits illustrated in FIGS. 9 to 11 are merely examples, and one or more other embodiments are not limited thereto. That is, the PWM pixel circuit may be implemented in various types of circuits and circuit arrangements including the PWM driving circuit and the PAM driving circuit. In addition, the PAM pixel circuit may be implemented in various types of circuits and circuit arrangements including the PAM driving circuit.
  • the pixel includes the three kinds of sub-pixels, that is, the R, G, and B sub-pixels, and in this case, the pixel circuit for driving the G light emitting element is implemented with the PWM pixel circuit, and the pixel circuits for driving the R light emitting element and the B light emitting element are each implemented with the PAM pixel circuit. It is understood that one or more other embodiments are not limited thereto.
  • the pixel circuit for driving the G light emitting element may be implemented with the PWM pixel circuit, and the pixel circuits for driving the R light emitting element and the B light emitting element may each be implemented with the PAM pixel circuit.
  • a pixel circuit for driving a W light emitting element may be implemented with the PWM pixel circuit.
  • a plurality of pixel circuits respectively corresponding to a plurality of light-emitting elements constituting a pixel includes a first pixel circuit configured to pulse width modulation (PWM)-drive a first light emitting element among the plurality of light emitting elements and a second pixel circuit configured to pulse amplitude modulation (PAM)-drive a second light emitting element among the plurality of light emitting elements.
  • PWM pulse width modulation
  • PAM pulse amplitude modulation
  • the first pixel circuit may PWM-drive a green light emitting element and the second pixel circuit may PAM-drive a red light emitting element and a blue light emitting element.
  • a size of the first pixel circuit may be greater than a size of the second pixel circuit.
  • the first pixel circuit may provide, to the first light emitting element for a time corresponding to a PWM data voltage applied to the first pixel circuit, a first driving current having an amplitude corresponding to a first PAM data voltage applied to the first pixel circuit and the second pixel circuit may provide, to the second light emitting element, a second driving current having an amplitude corresponding to a second PAM data voltage applied to the second pixel circuit.
  • Each of the plurality of light emitting elements may be a micro light emitting diode (LED).
  • LED micro light emitting diode
  • the first pixel circuit may change a voltage of a terminal of the first pixel circuit according to a sweep voltage applied to the first pixel circuit to provide, to the first light emitting element, a driving current having a pulse width corresponding to a PWM data voltage and the sweep voltage may be a voltage that is linearly changed from a second voltage after changing from a first voltage to the second voltage.
  • the first pixel circuit (i.e., the PWM pixel circuit) according to an embodiment may change a voltage of a terminal of the first pixel circuit according to a sweep voltage applied to the first pixel circuit to provide a driving current having a pulse width corresponding to the PWM data voltage to the first light emitting element.
  • the first pixel circuit may include a transistor, and the terminal of the first pixel circuit may be a gate terminal of the transistor.
  • the first pixel circuit may control the pulse width of the driving current by performing a switching operation of the transistor based on the voltage of the gate terminal of the transistor that changes according to the sweep voltage.
  • the sweep voltage is a voltage applied externally to change the voltage of the gate terminal of the transistor. Further, the sweep voltage may be a voltage that is stepped up from a first voltage to a second voltage before an emission time of the first light emitting element, and then decreases with time from the second voltage during the emission time. In this case, the sweep voltage may decrease from the second voltage to the first voltage during the emission time.
  • the voltage of the gate terminal of the transistor may increase by a difference between the second voltage and the first voltage as the sweep voltage increases, and may decrease from the increased voltage as the sweep voltage decreases.
  • the pulse width of the driving current may be determined based on the time until the decreased voltage of the gate terminal becomes a specific voltage.
  • the specific voltage may be a voltage determined based on the driving voltage for driving the first pixel circuit.
  • the first pixel circuit may apply a voltage based on the PWM data voltage to the gate terminal of the transistor. Then, if a step-up sweep voltage is applied to the first pixel circuit before the light emitting time starts, the voltage of the gate terminal of the transistor may increase by a step-up voltage value due to a coupling effect.
  • the sweep voltage is stepped up as 1
  • the voltage applied to the gate terminal of the transistor is stepped up according to the sweep voltage as 2.
  • the first pixel circuit may provide the driving current to the first light emitting element according to the voltage of the gate terminal of the transistor. For example, as illustrated in FIG. 12, when the voltage of the gate terminal increased according to the sweep voltage is greater than the specific voltage V 1 , the first pixel circuit may provide the driving current to the first light emitting element by using the transistor in an off state.
  • the sweep voltage that gradually decreases with time may be applied to the first pixel circuit. Even in this case, the voltage of the gate terminal of the transistor changes according to the sweep voltage. That is, if the decreased sweep voltage is applied, the voltage of the gate terminal of the transistor gradually decreases according to the sweep voltage.
  • the sweep voltage decreases in the form of a triangle waveform as 3
  • the increased voltage of the gate terminal decreases in the form of a triangle waveform according to the sweep voltage as 4.
  • the first pixel circuit may perform a switching operation of the transistor. For example, the first pixel circuit may turn on the transistor in the off state. As such, if the switching operation of the transistor is performed, the first pixel circuit may stop a supply of the driving current to the first light emitting element.
  • the pulse width of the driving current may be determined.
  • the difference between the first voltage and the second voltage may correspond to a range of the PWM data voltage for expressing the gray scale of the light emitted from the first light emitting element, and is described in detail below with a driving method of the first pixel circuit.
  • FIG. 13 illustrates a block diagram of a first pixel circuit 700 according to an embodiment.
  • a first pixel circuit 700 includes a PAM driving circuit 720 and a PWM driving circuit 710.
  • the PAM driving circuit 720 and the PWM driving circuit 710 include transistors and internal compensation circuits for compensating threshold voltages of the transistors, respectively.
  • the PAM driving circuit 720 may include a transistor T8 and a second internal compensation circuit 72.
  • the transistor T8 may provide a driving current having different amplitudes to the light emitting element 100 according to the magnitude of a voltage applied to a gate terminal C.
  • the PAM driving circuit 720 may provide a driving current having an amplitude corresponding to the applied PAM data voltage to the light emitting element 100 through the transistor T8.
  • the threshold voltage of the transistor T8 may be a problem.
  • the display panel 1000 has a plurality of sub-pixels, and each sub-pixel has the transistor T8.
  • transistors manufactured under the same conditions should have the same threshold voltage, but actual transistors may have different threshold voltages even when manufactured under the same conditions, and the transistors T8 included in the display panel 1000 are the same.
  • the transistors T8 when there is a difference between the threshold voltages of the transistors T8 corresponding to each sub-pixel, the transistors T8 provide driving currents having different amplitudes to each light emitting element 100 by the difference of the threshold voltages even when the same PAM data voltage is applied to the gate terminal, which may appear as a mura of the image.
  • a threshold voltage deviation between the transistors T8 included in the display panel 1000 is compensated for.
  • the second internal compensation circuit 72 is a component for compensating for the threshold voltage of the transistor T8.
  • the PAM driving circuit 720 may apply a voltage based on the applied PAM data voltage and the threshold voltage of the transistor T8 to the gate terminal C of the transistor T8 through the second internal compensation circuit 72. Accordingly, the transistor T8 may provide a driving current having an amplitude corresponding to the magnitude of the applied PAM data voltage to the light emitting element 100, regardless of the threshold voltage of the transistor T8.
  • the PWM driving circuit 710 may also include a transistor T3 and a first internal compensation circuit 71.
  • the transistor T3 may be connected to the gate terminal C of the transistor T8 to control the voltage of the gate terminal of the transistor T8, thereby controlling the pulse width of the driving current. Specifically, if a time corresponding to the PWM data voltage elapses after the light emitting element 100 starts emitting light according to the driving current provided through the transistor T8, the transistor T3 may control the pulse width of the driving current by turning off the transistor T8.
  • the transistors T3 present in each sub-pixel of the display panel 1000 also have a threshold voltage deviation, and if the threshold voltage deviation is not compensated for, even if the same PWM data voltage is applied to the transistors T3, there is a problem because driving currents having different pulse widths by the threshold voltage deviation are provided to each light emitting element 100.
  • the first internal compensation circuit 71 is a component for compensating for the threshold voltage of the transistor T3. Specifically, when the PWM data voltage is applied, the PWM driving circuit 710 may apply a voltage based on the applied PWM data voltage and the threshold voltage of the transistor T3 to a gate terminal A of the transistor T3 through the first internal compensation circuit 71. Accordingly, the transistor T3 may provide a driving current having a pulse width corresponding to the magnitude of the applied PWM data voltage to the light emitting element 100, regardless of the threshold voltage of the transistor T3.
  • FIG. 14 is a circuit diagram of an internal compensation circuit 71 or 72 according to an embodiment.
  • the PWM driving circuit 710 may include the first internal compensation circuit 71 for compensating for the threshold voltage of the transistor T3.
  • the first internal compensation circuit 71 compensates for the threshold voltage of the transistor T3 by applying a voltage corresponding to the sum of the applied PWM data voltage and the threshold voltage of the transistor T3 to the gate terminal C of the transistor T3.
  • the first internal compensation circuit 71 includes a transistor T4 connected between the gate terminal and a drain terminal of the transistor T3, and a transistor T2 having a drain terminal connected to a source terminal of the transistor T3 and a gate terminal connected to a gate terminal of the transistor T4.
  • the PWM data voltage applied to the source terminal of the transistor T2 is input to the first internal compensation circuit 71.
  • the transistor T3 when (e.g., based on) the voltage of the gate terminal A of the transistor T3 is in a low state, the transistor T3 is fully turned on. Therefore, the input PWM data voltage is applied to the gate terminal A of the transistor T3 while sequentially passing through the transistor T2, the transistor T3, and the transistor T4. In this case, the voltage of the gate terminal A of the transistor T3 does not increase to the input PWM data voltage, but increases to a voltage corresponding to the sum of the PWM data voltage and the threshold voltage of the transistor T3.
  • the reason is that when the PWM data voltage is first applied to the first internal compensation circuit 71, because the voltage of the gate terminal A of the transistor T3 is in the low state and the transistor T3 is thus fully turned on, the current flows sufficiently to smoothly increase the voltage of the gate terminal A of the transistor T3. However, as the voltage of the gate terminal A of the transistor T3 increases, the voltage difference between the gate terminal and the source terminal of the transistor T3 decreases, thereby reducing the flow of current. As result, if the voltage difference between the gate terminal and the source terminal of the transistor T3 reaches the threshold voltage of the transistor T3, the transistor T3 is turned off to stop the flow of current.
  • the threshold voltage of the transistor T3 may be compensated by the first internal compensation circuit 71.
  • the configuration and operation of the second internal compensation circuit 72 are similar to the first internal compensation circuit 71.
  • the second internal compensation circuit 72 includes a transistor T9 connected between a gate terminal and a drain terminal of the transistor T8, and a transistor T7 having a drain terminal connected to a source terminal of the transistor T8 and a gate terminal connected to a gate terminal of a transistor T9.
  • the second internal compensation circuit 72 also operates in the same or similar manner as the first internal compensation circuit 71, such that a voltage corresponding to the sum of the PAM data voltage and the threshold voltage of the transistor T8 may be applied to the gate terminal C of the transistor T8.
  • the PWM driving circuit 710 automatically performs internal compensation for the threshold voltage of the transistor T3 internally while setting (or applying) the applied PWM data voltage to the gate terminal A of the transistor T3, which is the same with or similar to the PAM driving circuit 720.
  • internal compensation indicates that the threshold voltage of the transistor is self-compensated inside the driving circuit during operation of the driving circuit. Such an internal compensation manner is distinguished from an external compensation manner that compensates for the threshold voltage of the transistor by correcting a data voltage itself to be applied to the driving circuit outside the driving circuit.
  • the PAM data voltage when the PAM data voltage is set to the pixels included in the display panel 1000 to display one image frame, the PAM data voltage may be collectively applied to the pixels. Accordingly, it is possible to sufficiently secure a light emitting section in which the light emitting element 100 emits light in an entire time section for displaying one image frame.
  • the PWM data voltage is sequentially applied line by line to the pixels included in the display panel 1000 to represent the gray scale for each pixel.
  • a first driving circuit 710 may apply a voltage based on the PWM data voltage and the threshold voltage of the transistor T3 to the gate terminal A of the transistor T3.
  • the voltage applied to the gate terminal A may be a voltage by summing (or corresponding to a sum of) the PWM data voltage and the threshold voltage of the transistor T3.
  • the PAM driving circuit 720 may apply a voltage based on the PAM data voltage and the threshold voltage of the transistor T8 to the gate terminal C of the transistor T8.
  • the voltage applied to the gate terminal C may be a voltage by summing (or corresponding to a sum of) the PAM data voltage and the threshold voltage of the transistor T8.
  • the voltage applied to the gate terminal A of the transistor T3 is stepped up by a voltage value at which the sweep voltage is increased.
  • the magnitude of the sweep voltage applied to the PWM driving circuit 710 may be maintained at the stepped-up voltage value until a light emission period starts.
  • the PAM driving circuit 720 provides a driving current having amplitude corresponding to the PAM data voltage to the light emitting element 100 through the transistor T8 in an on state, and the light emitting element 100 starts emitting light.
  • the sweep voltage applied to the PWM driving circuit 710 gradually decreases from the step-up voltage value to an initial voltage value. Accordingly, the voltage of the gate terminal A of the transistor T3 gradually decreases according to the sweep voltage.
  • the transistor T3 when (e.g., based on) the voltage of the gate terminal A of the transistor T3 increased according to the sweep voltage is greater than a value obtained by summing a driving voltage VDD applied to the source terminal of the transistor T3 and the threshold voltage of the transistor T3, the transistor T3 is in an off state. Accordingly, the transistor T3 in the off state is kept in the off state, until the voltage of the gate terminal A, which decreases according to the sweep voltage, is the value obtained by summing the voltage of the source terminal and the threshold voltage of the transistor T3 (that is, the driving voltage VDD + the threshold voltage of the transistor T3) (for reference, in the case of PMOSFET, the threshold voltage may have a negative value).
  • the transistor T3 is turned on and, accordingly, the driving voltage VDD applied to the source terminal of the transistor T3 is applied to the gate terminal C of the transistor T8 through the drain terminal.
  • the driving voltage VDD is applied to the source terminal of the transistor T8
  • the driving voltage VDD + the threshold voltage of the transistor T8 exceeds the value obtained by summing the voltage of the source terminal and the threshold voltage of the transistor T8 (that is, the driving voltage VDD + the threshold voltage of the transistor T8), such that the transistor T8 that was in the on state may be turned off (for reference, in the case of PMOSFET, the threshold voltage may have a negative value). Accordingly, if the transistor T8 is turned off, the driving current no longer flows, and the light emitting element 100 stops emitting light.
  • the first pixel circuit 700 may control the pulse width of the driving current by controlling the voltage of the gate terminal A of the transistor according to the sweep voltage.
  • FIG. 13 described above illustrates that the driving voltage VDD is applied to the PWM driving circuit 710 and the PAM driving circuit 720 through one line, but this is merely an example and it is understood that one or more other embodiments are not limited thereto.
  • the driving voltage VDD may be applied to the PWM driving circuit 710 and the PAM driving circuit 720 through a separate line. That is, a PWM driving voltage VDD_PWM may be applied to the PWM driving circuit 710 through one line, and a PAM driving voltage VDD_PAM may be applied to the PAM driving circuit 720 through another line.
  • a voltage having the value obtained by summing the PWM data voltage and the threshold voltage of the transistor T3 is applied to the gate terminal A of the transistor T3.
  • the sweep voltage is applied, the voltage of the gate terminal A increases according to the step-up of the sweep voltage, and then the increased voltage of the gate terminal A decreases gradually as the sweep voltage decreases.
  • the driving current may be provided to the light emitting element 100 during a time section in which the voltage of the gate terminal A of the transistor T3 changed according to the sweep voltage is greater than a value obtained by summing the source terminal of the transistor T3 (i.e., the driving voltage VDD) and the threshold voltage of the transistor T3.
  • a PWM data voltage at which the voltage of the gate terminal A of the transistor T3 at the time of step-up becomes the value obtained by summing the driving voltage VDD and the threshold voltage of the transistor T3 may be set to a PWM data voltage for expressing a minimum gray scale (e.g., black). Further, a PWM data voltage at which the voltage of the gate terminal A of the transistor T3 before step-up becomes the value obtained by summing the driving voltage VDD and the threshold voltage of the transistor T3 may be set to a PWM data voltage for expressing a maximum gray scale (e.g., full gray (i.e., white)).
  • a maximum gray scale e.g., full gray (i.e., white
  • a difference between the PWM data voltage for expressing the minimum gray scale and the PWM data voltage for expressing the maximum gray scale, that is, a range of the PWM data voltage may be a voltage value at which the sweep voltage is stepped up.
  • each gray scale may be expressed through a stable PWM data voltage.
  • the driving voltage VDD or VDD_PAM is 12.4 V and the maximum voltage value of the PWM data voltage provided by a data driver is 15 V.
  • the voltage value at which the sweep voltage is stepped up may be set to 6 V.
  • the sweep voltage may have a voltage waveform stepping up from initial voltage of 0 V to 6 V and thereafter gradually decreasing from 6 V to 0 V.
  • the range of the PWM data voltage may be 6 V
  • the PWM data voltage for minimum gray scale i.e., black
  • the PWM data voltage for maximum gray scale i.e., full gray
  • 1 of FIG. 15 illustrates a voltage waveform of the gate terminal A of the transistor T3 according to the sweep voltage when the PWM data voltage of 6.4 V is applied to the first pixel circuit.
  • the voltage of the gate terminal A increases by 6 V from 6.4 V+V TH to 12.4 V+V TH , and then gradually decreases to 6.4 V+V TH .
  • the voltage of the gate terminal A does not exceed the voltage value (12.4 V+V TH ) obtained by summing the voltage of the source terminal of the transistor T3 (i.e., because the driving voltage is applied to the source terminal, the voltage of the source terminal is 12.4 V) and the threshold voltage V TH of the transistor T3, the driving current is not provided to the light emitting element 100, and therefore, the light emitting element 100 does not emit light.
  • 2 of FIG. 15 illustrates a voltage waveform of the gate terminal A of the transistor T3 according to the sweep voltage when the PWM data voltage of 12.4 V is applied to the first pixel circuit.
  • the voltage of the gate terminal A increases by 6 V from 12.4 V+V TH to 18.4 V+V TH , and then gradually decreases to 12.4 V+V TH .
  • the voltage of the gate terminal A is greater than the voltage value obtained by summing the voltage of the source terminal of the transistor T3 and the threshold voltage V TH of the transistor T3 (that is, 12.4 V+V TH ). Accordingly, during the entire emission time, the driving current is provided to the light emitting element 100, and the light emitting element 100 may express the maximum gray scale.
  • FIG. 15 describes that the sweep voltage is stepped up by 6 V, but this is merely an example and it is understood that one or more other embodiments are not limited thereto.
  • the PWM data voltage for expressing the minimum and maximum gray scales may have the range of 6 V or more by setting the sweep voltage to be stepped up by 6 V or more.
  • FIG. 16 is a detailed circuit diagram of a pixel circuit 900 according to an embodiment. First, the elements constituting a first pixel circuit 900 and a connection relation between the elements are described with reference to FIG. 16. For reference, the pixel circuit 900 illustrated in FIG. 16 is the same as the pixel circuit 900 illustrated in FIG. 9.
  • FIG. 16 illustrates a circuit associated with one sub-pixel, that is, one light emitting element 100 and a PWM pixel circuit 900 for driving the one light emitting element 100.
  • the PWM pixel circuit 900 may include a PWM driving circuit 910 and a PAM driving circuit 920.
  • the PAM driving circuit 920 includes a first transistor T8, a second transistor T9 connected between a drain terminal and a gate terminal of the first transistor T8, and a third transistor T7 having a drain terminal connected to a source terminal of the first transistor T8 and a gate terminal connected to a gate terminal of the second transistor T9, and receiving a data signal Sig (that is, a PAM data voltage) through a source terminal.
  • a data signal Sig that is, a PAM data voltage
  • the PAM driving circuit 920 applies to the gate terminal of the first transistor T8 by a voltage equal to the sum of the applied PAM data voltage and a threshold voltage of the first transistor T8 through the first transistor T8 and the second transistor T9 that are turned on.
  • the PWM driving circuit 910 includes a fourth transistor T3, a fifth transistor T4 connected between a drain terminal and a gate terminal of the fourth transistor T3, and a sixth transistor T2 having a drain terminal connected to a source terminal of the fourth transistor T3 and a gate terminal connected to a gate terminal of the fifth transistor T4, and receiving a data signal Sig (that is, a PWM data voltage) through a source terminal.
  • a data signal Sig that is, a PWM data voltage
  • the PWM driving circuit 910 applies to the gate terminal A of the fourth transistor T3 by a voltage equal to the sum of the applied PWM data voltage and a threshold voltage of the fourth transistor T3 through the fourth transistor T3 and the fifth transistor T4 that are turned on.
  • a seventh transistor T1 has a source terminal connected to a driving voltage terminal (or a driving voltage signal) VDD of the PWM pixel circuit 900, and a drain terminal that is commonly connected to the drain terminal of the sixth transistor T2 and the source terminal of the fourth transistor T3.
  • the seventh transistor T1 is turned on/off according to a control signal Emi to electrically connect or disconnect the driving voltage terminal VDD and the PWM driving circuit 910.
  • An eighth transistor T5 has a source terminal connected to the drain terminal of the fourth transistor T3 and a drain terminal connected to the gate terminal of the first transistor T8.
  • a ninth transistor T6 has a source terminal that is commonly connected to the source terminal of the fourth transistor T3, the drain terminal of the sixth transistor T2, and the drain terminal of the seventh transistor T1, and a drain terminal that is commonly connected to the source terminal of the first transistor T8 and the drain terminal of the third transistor T7.
  • the eighth transistor T5 and the ninth transistor T6 are turned on/off according to the control signal Emi to electrically connect or disconnect the PWM driving circuit 910 and the PAM driving circuit 920.
  • a tenth transistor T10 has a source terminal connected to the drain terminal of the first transistor T8, and a drain terminal connected to an anode terminal of the light emitting element 100.
  • the tenth transistor T10 is turned on/off according to the control signal Emi to electrically connect or disconnect the PAM driving circuit 920 and the light emitting element 100.
  • a first capacitor C1 has one end commonly connected to the gate terminal of the fourth transistor T3 and the drain terminal of the fifth transistor T4, and the other end to which a sweep voltage (i.e., Vsweep) is applied.
  • An eleventh transistor T11 has a drain terminal commonly connected to the gate terminal of the first transistor T8 and the drain terminal of the second transistor T9, and a source terminal to which an initial voltage Vini is applied.
  • a twelfth transistor T12 has a source terminal connected to one end of the first capacitor C1 and a drain terminal connected to the source terminal of the eleventh transistor T11.
  • the second capacitor C2 has one end connected to the driving voltage terminal VDD, and the other end commonly connected to the gate terminal of the first transistor T8, the drain terminal of the second transistor T9, the drain terminal of the eleventh transistor T11, and the drain terminal of the eighth transistor T5.
  • the eleventh transistor T11 and the twelfth transistor T12 are turned on according to a control signal VST to apply the initial voltage Vini to the gate terminal C of the first transistor T8 and the gate terminal A of the fourth transistor T3.
  • the eleventh transistor T11 and the twelfth transistor T12 remain in the on state according to the control signal VST for a predetermined time even after the driving voltage VDD is applied to one end of the second capacitor C2 to apply the initial voltage Vini to the gate terminals C and A of the first transistor T8 and the fourth transistor T3.
  • a thirteenth transistor T13 is connected between the anode terminal and a cathode terminal of the light emitting element 100.
  • the thirteenth transistor T13 Before the light emitting element 100 is mounted on the driving circuit layer 40 (i.e., TFT layer) and electrically connected to the PWM pixel circuit 900, the thirteenth transistor T13 may be turned on according to a control signal Test to check whether the PWM pixel circuit 900 is abnormal. In addition, after the light emitting element 100 is mounted on the TFT layer and electrically connected to the PWM pixel circuit 900, the thirteenth transistor T13 may be turned on according to a control signal Discharging to discharge the charge remaining in the light emitting element 100.
  • the cathode terminal of the light emitting element 100 is connected to a ground voltage VSS terminal.
  • FIG. 17 illustrates a timing diagram of various signals for driving the pixel circuit 900 of FIG. 16 according to an embodiment.
  • the PWM pixel circuit 900 may be driven in the order of an initialization period (Initialize), a hold period (Hold), a data voltage setting and threshold voltage Vth compensation period, an emission period (Emitting), and a discharging period (LED Discharging).
  • the data voltage setting and threshold voltage Vth compensation period may include a PAM data voltage setting and a threshold voltage compensation period of the transistor T3 (PWM data + Vth compensation) and a PAM data voltage setting and a threshold voltage compensation period of the transistor T8 (PAM data + Vth compensation).
  • the initialization period is a period for initializing the voltages of the gate terminals C and A of the first transistor T8 and the fourth transistor T3.
  • the PWM pixel circuit 900 initializes the voltages of the C and A terminals to the initial voltage Vini in the initialization period.
  • the initial voltage Vini is applied to the gate terminal C of the first transistor T8 through the eleventh transistor T11, and is applied to the gate terminal A of the fourth transistor T3 through the twelfth transistor T12.
  • the hold period is a period for continuously holding the voltages of the gate terminal C of the first transistor T8 and the gate terminal A of the fourth transistor T3 in a low state (that is, an initialized state). This is because the first transistor T8 and the fourth transistor T3 should be turned on when the data voltage setting and threshold voltage Vth compensation period starts.
  • the data voltage setting and threshold voltage compensation period is a period for setting the data voltages in the PWM driving circuit 910 and the PAM driving circuit 920, respectively, and compensating the threshold voltages Vth of the first transistor T8 and the fourth transistor T3.
  • the PWM data voltage setting and threshold voltage compensation of the fourth transistor T3 may be performed first, and then the PAM data voltage setting and threshold voltage compensation of the first transistor T8 may be performed. It is understood, however, that another embodiment is not limited thereto, and the order may be changed.
  • the PWM driving circuit 910 and the PAM driving circuit 920 are each independently configured to perform the data voltage setting and threshold voltage compensation.
  • the PWM data voltage setting and threshold voltage compensation period of the fourth transistor T3 (PWM data + Vth compensation) is a section in which the PWM data voltage transmitted through a data line (Sig wiring) is applied to the gate terminal A of the fourth transistor T3.
  • the PWM data voltage passes through the sixth transistor T2, the fourth transistor T3, and the fifth transistor T4 in turn, and a compensated voltage (voltage equal to the sum of the PWM data voltage and the threshold voltage of the fourth transistor T3) is input to a node A. Accordingly, the compensated voltage is stored in the first capacitor C1 and the node A holds a floating state.
  • the control signal SPWM(n) may be a signal output from a gate driver inside or outside the display panel 1000.
  • n refers to the number of pixel lines included in the display panel 1000. Accordingly, the PWM data voltage is sequentially applied to the pixels (or sub-pixels) for each line of the plurality of pixels disposed in a matrix form.
  • the PAM data voltage setting and threshold voltage compensation period of the first transistor T8 (PAM data + Vth compensation) is a section in which the PAM data voltage transmitted through the data line (Sig wiring) is applied to the gate terminal C of the first transistor T8.
  • the second transistor T9 and the third transistor T7 are turned on.
  • the control signal SPAM may be a signal output from a gate driver inside or outside the display panel 1000. According to an embodiment, unlike the control signal SPWM(n), the control signal SPAM may be collectively applied to the pixels (or sub-pixels) included in the display panel 1000. In this case, according to an embodiment, the PAM data voltage collectively applied to the sub-pixels included in the display panel 1000 may be a voltage of the same magnitude. However, the PAM data voltage is not limited thereto.
  • the emission period is a section in which the light emitting element 100 emits light. During the emission period, the light emitting element 100 emits light according to the amplitude and pulse width of the driving current provided by the PWM driving circuit 900, thereby expressing the gray scales corresponding to the applied PAM data voltage and PWM data voltage.
  • the PWM driving circuit 910 and the PAM driving circuit 920 are electrically connected to each other, and are also electrically connected to the driving voltage terminal and the light emitting element 100.
  • the driving voltage VDD is transmitted to the light emitting element 100 through the seventh transistor T1, the ninth transistor T6, the first transistor T8, and the tenth transistor T10, a potential difference occurs at both ends of the light emitting element 100 so that the light emitting element 100 starts emitting light.
  • the driving current for emitting the light has an amplitude corresponding to the PAM data voltage.
  • a sweep voltage Vsweep that is stepped up from the initial voltage value by a specific voltage value is applied to the first capacitor C1.
  • a coupling voltage is generated at the gate terminal A of the fourth transistor T3 in the floating state through the first capacitor C1. Accordingly, the voltage of the node A increases by the stepped-up sweep voltage from a voltage equal to the sum of the PWM data voltage and the threshold voltage of the fourth transistor T3.
  • the sweep voltage gradually decreases to an initial voltage value, and accordingly, the voltage of the node A also decreases according to the sweep voltage.
  • the voltage of the node A which has decreased, reaches a voltage value obtained by summing the threshold voltage of the fourth transistor T3 and the driving voltage VDD applied to the source terminal of the fourth transistor T3 through the turned on seventh transistor T1, the fourth transistor T3 is turned on from the off state.
  • the driving voltage VDD is transferred to the gate terminal C of the first transistor T8 through the seventh transistor T1, the fourth transistor T3, and the eighth transistor T5.
  • the driving voltage VDD is applied to the gate terminal C of the first transistor T8
  • the first transistor T8 is turned off.
  • the driving voltage VDD does not reach the light emitting element 100, and therefore, light emission of the light emitting element 100 is terminated.
  • the PWM driving circuit 910 provides the driving current to the light emitting element 100. That is, the driving current has a pulse width corresponding to the PWM data voltage.
  • the first pixel circuit 900 may turn on a transistor connected in parallel with a first inorganic light emitting element in a time section including a time point at which a switching operation of the transistor is performed.
  • the thirteenth transistor T13 may be turned on according to a control signal Discharging.
  • luminance of the light emitting element 100 is 0 nits, when discharging the leakage current to the ground voltage VSS terminal through the thirteenth transistor T13 to drive the light emitting element 100 to express a low gray scale, in particular, black.
  • the seventh to tenth transistors T1, T5, T6, and T10 are turned on by the control signal Emi, the fourth transistor T3 is turned on, and accordingly, the first transistor T8 is turned off, so that the driving current does not flow through the light emitting element 100 during the emission period.
  • the light emitting element 100 emits light minutely (that is, light leakage occurs), a problem of not reproducing black (i.e., perfect black) using the light emitting element 100 may occur.
  • the thirteenth transistor T13 may be turned on using the control signal Discharging to discharge the leakage current through the thirteenth transistor T13.
  • the leakage current may be prevented from flowing through the light emitting element 100, and black may be expressed using the light emitting element 100.
  • the luminance of the light emitting element 100 may be 0 nits at the time of expressing black by discharging the leakage current generated by the RC load of the circuit to which the driving voltage VDD is applied and the transistor characteristic change due to a process variation of the transistor through the thirteenth transistor T13 when expressing a black color through the light emitting element 100.
  • the light emitting element 100 even after the light emission of the light emitting element 100 is terminated, there may be a charge remaining in the light emitting element 100. This may cause a problem that the light emitting element 100 emits light minutely after the light emission is terminated, which may be particularly problematic when expressing the low gray scale (e.g., black).
  • the low gray scale e.g., black
  • the discharging period is a period for discharging the charge remaining in the light emitting element 100 after the light emission period is terminated
  • the PWM pixel circuit 900 may solve the above-described problem by completely discharging the charge remaining in the light emitting element 100 to the ground voltage VSS terminal by turning on the thirteenth transistor T13 according to the control signal Discharging.
  • the thirteenth transistor T13 may be used to check whether the PWM pixel circuit 900 is abnormal.
  • the developer or manufacturer of the product may check whether the PWM pixel circuit 900 is abnormal (for example, short or open of a circuit) by turning on the eleventh transistor T11 through the control signal Test during the emission period, and then checking the current flowing through the eleventh transistor T11.
  • the various data signals Sig, the driving voltage VDD, the ground voltage VSS, and the control signals (Vsweep, Emi, SPWM(n), SPAM, Vini, VST, and Test/Discharging) illustrated in FIG. 17 may be received from at least one of an external timing controller (TCON), a processor, a power supply circuit, a sweep signal providing circuit, a driver circuit (for example, a data driver, a gate driver), or the like.
  • TCON external timing controller
  • a processor for example, a data driver, a gate driver
  • a driver circuit for example, a data driver, a gate driver
  • FIG. 18 is a detailed circuit diagram of a pixel circuit 1100 according to an embodiment. First, the elements constituting a first pixel circuit 1100 and a connection relation between the elements will be described with reference to FIG. 18. For reference, the pixel circuit 1100 illustrated in FIG. 18 is the same as the pixel circuit 1100 illustrated in FIG. 10.
  • FIG. 18 illustrates a circuit associated with one sub-pixel, that is, one light emitting element 100 and a PWM pixel circuit 1100 for driving the one light emitting element 100.
  • the PWM pixel circuit 1100 may include a PWM driving circuit 1110 and a PAM driving circuit 1120.
  • the PAM driving circuit 1120 includes a first transistor T8, a second transistor T9 connected between a drain terminal and a gate terminal of the first transistor T8, and a third transistor T7 having a drain terminal connected to a source terminal of the first transistor T8 and a gate terminal connected to a gate terminal of the second transistor T9, and receiving a data signal Sig (that is, a PAM data voltage) through a source terminal.
  • a data signal Sig that is, a PAM data voltage
  • the PAM driving circuit 1120 applies to the gate terminal of the first transistor T8 by a voltage equal to the sum of the applied PAM data voltage and a threshold voltage of the first transistor T8 through the first transistor T8 and the second transistor T9 that are turned on.
  • the PWM driving circuit 1110 includes a fourth transistor T3, a fifth transistor T4 connected between a drain terminal and a gate terminal of the fourth transistor T3, and a sixth transistor T2 having a drain terminal connected to a source terminal of the fourth transistor T3 and a gate terminal connected to a gate terminal of the fifth transistor T4, and receiving a data signal Sig (that is, a PWM data voltage) through a source terminal.
  • a data signal Sig that is, a PWM data voltage
  • the PWM driving circuit 1110 applies to the gate terminal A of the fourth transistor T3 by a voltage equal to the sum of the applied PWM data voltage and a threshold voltage of the fourth transistor T3 through the fourth transistor T3 and the fifth transistor T4 that are turned on.
  • a seventh transistor T1 has a source terminal connected to a PWM driving voltage terminal (or a driving voltage signal) VDD_PWM of the PWM pixel circuit 1100, and a drain terminal that is commonly connected to the drain terminal of the sixth transistor T2 and the source terminal of the fourth transistor T3.
  • the seventh transistor T1 is turned on/off by a control signal Emi to electrically connect or disconnect the PWM driving voltage terminal VDD_PWM and the PWM driving circuit 1110.
  • An eighth transistor T5 has a source terminal connected to the drain terminal of the fourth transistor T3 and a drain terminal connected to the gate terminal of the first transistor T8.
  • the eighth transistor T5 is turned on/off according to the control signal Emi to electrically connect or disconnect the PWM driving circuit 1110 and the PAM driving circuit 1120.
  • a ninth transistor T6 has a source terminal connected to a PAM driving voltage terminal VDD_PAM of the PWM pixel circuit 1100, and a drain terminal that is commonly connected to the source terminal of the first transistor T8 and the drain terminal of the third transistor T7.
  • the ninth transistor T6 is turned on/off by the control signal Emi to electrically connect or disconnect the PAM driving voltage terminal VDD_PAM and the PAM driving circuit 1120.
  • a tenth transistor T10 has a source terminal connected to the drain terminal of the first transistor T8, and a drain terminal connected to an anode terminal of the light emitting element 100.
  • the tenth transistor T10 is turned on/off according to the control signal Emi to electrically connect or disconnect the PAM driving circuit 1120 and the light emitting element 100.
  • a first capacitor C1 has one end commonly connected to the gate terminal of the fourth transistor T3 and the drain terminal of the fifth transistor T4, and the other end to which a sweep voltage (i.e., Vsweep) is applied.
  • An eleventh transistor T11 has a drain terminal commonly connected to the gate terminal of the first transistor T8 and the drain terminal of the second transistor T9, and a source terminal to which an initial voltage Vini is applied.
  • a twelfth transistor T12 has a source terminal connected to one end of the first capacitor C1 and a drain terminal connected to the source terminal of the eleventh transistor T11.
  • the second capacitor C2 has one end connected to the PWM driving voltage terminal VDD_PWM, and the other end commonly connected to the gate terminal of the first transistor T8, the drain terminal of the second transistor T9, the drain terminal of the eleventh transistor T11, and the drain terminal of the eighth transistor T5.
  • the eleventh transistor T11 and the twelfth transistor T12 are turned on according to a control signal VST to apply the initial voltage Vini to the gate terminal C of the first transistor T8 and the gate terminal A of the fourth transistor T3.
  • the eleventh transistor T11 and the twelfth transistor T12 remain in the on state according to the control signal VST for a predetermined time even after the PWM driving voltage VDD_PWM is applied to one end of the second capacitor C2 to apply the initial voltage Vini to the gate terminals C and A of the first transistor T8 and the fourth transistor T3.
  • a thirteenth transistor T13 is connected between the anode terminal and a cathode terminal of the light emitting element 100.
  • the thirteenth transistor T13 Before the light emitting element 100 is mounted on the TFT layer and electrically connected to the PWM pixel circuit 900, the thirteenth transistor T13 may be turned on according to a control signal Test to check whether the PWM pixel circuit 900 is abnormal. In addition, after the light emitting element 100 is mounted on the TFT layer and electrically connected to the PWM pixel circuit 900, the thirteenth transistor T13 may be turned on according to a control signal Discharging to discharge the charge remaining in the light emitting element 100.
  • the cathode terminal of the light emitting element 100 is connected to a ground voltage VSS terminal.
  • FIG. 19 illustrates a timing diagram of various signals for driving the pixel circuit 1100 of FIG. 18 according to an embodiment.
  • the PWM pixel circuit 1100 may be driven in the order of an initialization period (Initialize), a hold period (Hold), a data voltage setting and threshold voltage Vth compensation period, an emission period (Emitting), and a discharging period (LED Discharging).
  • the data voltage setting and threshold voltage Vth compensation period may include a PAM data voltage setting and a threshold voltage compensation period of the transistor T3 (PWM data + Vth compensation) and a PAM data voltage setting and a threshold voltage compensation period of the transistor T8 (PAM data + Vth compensation).
  • the initialization period is a period for initializing the voltages of the gate terminal C of the first transistor T8 and the gate terminal A of the fourth transistor T3.
  • the PWM pixel circuit 1100 initializes the voltages of the C and A terminals to the initial voltage Vini in the initialization period.
  • the initial voltage Vini is applied to the gate terminal C of the first transistor T8 through the eleventh transistor T11, and is applied to the gate terminal A of the fourth transistor T3 through the twelfth transistor T12.
  • the hold period is a period for continuously holding the voltages of the gate terminal C of the first transistor T8 and the gate terminal A of the fourth transistor T3 in a low state (that is, an initialized state). This is because the first transistor T8 and the fourth transistor T3 should be turned on when the data voltage setting and threshold voltage Vth compensation period starts.
  • the data voltage setting and threshold voltage compensation period is a period for setting the data voltages in the PWM driving circuit 1110 and the PAM driving circuit 1120, respectively, and compensating the threshold voltages Vth of the first transistor T8 and the fourth transistor T3.
  • the PWM data voltage setting and threshold voltage compensation of the fourth transistor T3 may be performed first, and then the PAM data voltage setting and threshold voltage compensation of the first transistor T8 may be performed.
  • the order may be changed.
  • the PWM driving circuit 1110 and the PAM driving circuit 1120 are each independently configured to perform the data voltage setting and threshold voltage compensation.
  • the PWM data voltage setting and threshold voltage compensation period of the fourth transistor T3 (PWM data + Vth compensation) is a section in which the PWM data voltage transmitted through a data line (Sig wiring) is applied to the gate terminal A of the fourth transistor T3.
  • the PWM data voltage passes through the sixth transistor T2, the fourth transistor T3, and the fifth transistor T4 in turn, and a compensated voltage (voltage equal to the sum of the PWM data voltage and the threshold voltage of the fourth transistor T3) is input to a node A. Accordingly, the compensated voltage is stored in the first capacitor C1 and the node A holds a floating state.
  • the control signal SPWM(n) may be a signal output from a gate driver inside or outside the display panel 1000.
  • n refers to the number of pixel lines included in the display panel 1000. Accordingly, the PWM data voltage is sequentially applied to the pixels (or sub-pixels) for each line of the plurality of pixels disposed in a matrix form.
  • the PAM data voltage setting and threshold voltage compensation period of the first transistor T8 (PAM data + Vth compensation) is a section in which the PAM data voltage transmitted through the data line (Sig wiring) is applied to the gate terminal C of the first transistor T8.
  • the second transistor T9 and the third transistor T7 are turned on.
  • control signal SPAM may be a signal output from a gate driver inside or outside the display panel 1000.
  • control signal SPAM may be collectively applied to the pixels (or sub-pixels) included in the display panel 1000.
  • the PAM data voltages collectively applied to the sub-pixels included in the display panel 1000 may be voltages of the same magnitude.
  • the PAM data voltage is not limited thereto.
  • the emission period is a section in which the light emitting element 100 emits light. During the emission period, the light emitting element 100 emits light according to the amplitude and pulse width of the driving current provided by the PWM pixel circuit 1100, thereby expressing the gray scales corresponding to the applied PAM data voltage and PWM data voltage.
  • the PWM driving circuit 1110 and the PAM driving circuit 1120 are electrically connected to each other, and are also electrically connected to the driving voltage terminals VDD_PWM and VDD_PAM and the light emitting element 100.
  • the emission period starts, because the PAM driving voltage VDD_PAM is transmitted to the light emitting element 100 through the ninth transistor T6, the first transistor T8, and the tenth transistor T10, a potential difference occurs at both ends of the light emitting element 100 so that the light emitting element 100 starts emitting light.
  • the driving current for emitting the light has amplitude corresponding to the PAM data voltage.
  • a sweep voltage Vsweep that is stepped up from the initial voltage value by a specific voltage value is applied to the first capacitor C1.
  • a coupling voltage is generated at the gate terminal A of the fourth transistor T3 in the floating state through the first capacitor C1. Accordingly, the voltage of the node A increases by the stepped-up sweep voltage from a voltage equal to the sum of the PWM data voltage and the threshold voltage of the fourth transistor T3.
  • the sweep voltage gradually decreases to an initial voltage value and, accordingly, the voltage of the node A also decreases according to the sweep voltage.
  • the voltage of the node A which has decreased, reaches a voltage value obtained by summing the threshold voltage of the fourth transistor T3 and the PWM driving voltage VDD_PWM applied to the source terminal of the fourth transistor T3 through the turned on seventh transistor T1, the fourth transistor T3 is turned on from the off state.
  • the PWM driving voltage VDD_PWM is transferred to the gate terminal C of the first transistor T8 through the seventh transistor T1, the fourth transistor T3, and the eighth transistor T5.
  • the PWM driving voltage VDD_PWM is applied to the gate terminal C of the first transistor T8
  • the first transistor T8 is turned off.
  • the driving voltage VDD does not reach the light emitting element 100, and therefore, light emission of the light emitting element 100 is terminated.
  • the PWM driving circuit 1110 provides the driving current to the light emitting element 100. That is, the driving current has a pulse width corresponding to the PWM data voltage.
  • the first pixel circuit 1100 may turn on a transistor connected in parallel with a first inorganic light emitting element in a time section including a time point at which a switching operation of the transistor is performed, in order to discharge a leakage current.
  • the thirteenth transistor T13 may be turned on according to a control signal Discharging.
  • luminance of the light emitting element 100 is 0 nits, when discharging the leakage current to the ground voltage VSS terminal through the thirteenth transistor T13 to drive the light emitting element 100 to express a low gray scale, in particular, black.
  • the fourth transistor T3 is turned on and, accordingly, the first transistor T8 is turned off, so that the driving current does not flow through the light emitting element 100 during the emission period.
  • the light emitting element 100 emits light minutely (that is, light leakage occurs), a problem of not reproducing black (i.e., perfect black) using the light emitting element 100 may occur.
  • the thirteenth transistor T13 may be turned on using the control signal Discharging to discharge the leakage current through the thirteenth transistor T13. Accordingly, the leakage current may be prevented from flowing through the light emitting element 100, and black may be expressed using the light emitting element 100.
  • the luminance of the light emitting element 100 may be 0 nits at the time of expressing black by discharging the leakage current generated by the RC load of the circuit to which the PWM driving voltage VDD_PWM is applied and the transistor characteristic change due to a process variation of the transistor through the thirteenth transistor T13 when expressing a black color through the light emitting element 100.
  • the light emitting element 100 Even after the light emission of the light emitting element 100 is terminated, there may be a charge remaining in the light emitting element 100. This may cause a problem that the light emitting element 100 emits light minutely after the light emission is terminated, which may be particularly problematic when expressing the low gray scale (e.g., black).
  • the low gray scale e.g., black
  • the discharging period is a period for discharging the charge remaining in the light emitting element 100 after the light emission period is terminated, and the PWM pixel circuit 1100 may solve the above-described problem by completely discharging the charge remaining in the light emitting element 100 to the ground voltage VSS terminal by turning on the thirteenth transistor T13 according to the control signal Discharging.
  • the thirteenth transistor T13 may be used to check whether the PWM pixel circuit 1100 is abnormal.
  • the developer or manufacturer of the product may check whether the PWM pixel circuit 1100 is abnormal (for example, short or open of a circuit) by turning on the thirteenth transistor T13 through the control signal Test during the emission period, and then checking the current flowing through the thirteenth transistor T13.
  • the various data signals Sig, the PWM driving voltage VDD_PWM, the PAM driving voltage VDD_PAM, the ground voltage VSS, and the control signals (Vsweep, Emi, SPWM(n), SPAM, Vini, VST, and Test/Discharging) illustrated in FIG. 19 may be received from at least one of an external timing controller (TCON), a processor, a power supply circuit, a sweep signal providing circuit, a driver circuit (for example, a data driver, a gate driver), or the like.
  • TCON external timing controller
  • a processor for example, a data driver, a gate driver
  • a driver circuit for example, a data driver, a gate driver
  • FIG. 20 is a configuration diagram of a display device 2000 according to an embodiment.
  • the display device 2000 includes a display panel 1000, a panel driver 2010, and a processor 2020 (e.g., at least one processor).
  • a processor 2020 e.g., at least one processor.
  • the display panel 1000 may include a plurality of pixels, and each pixel may include a plurality of sub-pixels.
  • each sub-pixel may include a light emitting element 100 and a pixel circuit 200.
  • the display panel 1000 may be formed or provided such that gate lines G1 to Gn and data lines D1 to Dm cross each other, and the pixel circuit 200 may be formed or provided in a region provided to cross each other.
  • the light emitting element may be formed or provided on each pixel circuit.
  • an R light emitting element may formed on a pixel circuit for driving the R light emitting element
  • a G light emitting element may be formed on a pixel circuit for driving the G light emitting element
  • a B light emitting element may be formed on a pixel circuit for driving the B light emitting element.
  • the panel driver 2010 drives the display panel 1000 under the control of the processor 2020, and may include a timing controller 2011, a data driver 2012, and a gate driver 2013.
  • the timing controller 2011 may receive an input signal IS, a horizontal sync signal Hsync, a vertical sync signal Vsync, a main clock signal MCLK, and the like from the outside to generate an image data signal, a scan control signal, a data control signal, a light emission control signal, and the like and provide them to the display panel 1000, the data driver 2012, the gate driver 2013, a power supply circuit, a sweep signal providing circuit, and the like.
  • the timing controller 2011 may apply various control signals to the pixel circuit 200 according to diverse embodiments. In addition, in some embodiments, the timing controller 2011 may also apply a control signal for selecting one of the R, G, and B sub-pixels to the pixel circuit 200 through a mux circuit.
  • the data driver 2012 generates a data signal, and receives the image data of the R/G/B component from the processor 2020 and generates a data voltage (e.g., a PWM data voltage and a PAM data voltage). In addition, the data driver 2012 may apply the generated data signal to the display panel 1000.
  • a data voltage e.g., a PWM data voltage and a PAM data voltage.
  • the data driver 2012 may apply the generated data signal to the display panel 1000.
  • the gate driver 2013 generates various control signals (e.g., SPAM, SPWM[m], and the like), and transmits the generated various control signals to a specific row (or a specific horizontal line) of the display panel 1000 or to the entire line thereof.
  • various control signals e.g., SPAM, SPWM[m], and the like
  • the power supply circuit may provide a driving voltage VDD to the pixel circuit 200 included in the display panel 1000.
  • the power supply circuit may provide the driving voltage VDD to the PWM pixel circuit through one line, or the PWM driving voltage VDD_PWM to the PWM driving circuit through one line, and may provide the PAM driving voltage VDD_PAM to the PAM driving circuit through another line.
  • the sweep signal providing circuit may provide a sweep voltage to the pixel circuit 200 (specifically, the PWM pixel circuit) included in the display panel 1000.
  • the sweep voltage may have a voltage waveform that is stepped up from the initial voltage and decreases in the form of a triangular waveform.
  • the data driver 2012 and the gate driver 2013 may be implemented such that all or a portion of the data driver 2012 and the gate driver 2013 are included in the driving circuit layer 40 formed or provided on one surface of the substrate 30 of the display panel 1000 or may be implemented as separate semiconductor ICs and disposed on the other surface of the substrate 30.
  • the sweep signal providing circuit and the power supply circuit may be implemented in the form of a chip, and are mounted on an external printed circuit board (PCB) together with the processor 2020 or the timing controller 2011, and may be connected to the pixel circuit through the wiring.
  • At least one of the sweep signal providing circuit, the power supply circuit, and the data driver 2012 may be mounted on the external PCB, and the gate driver 2013 may be included in the TFT layer of the display panel 1000.
  • the processor 2020 controls an overall operation of the display device 2000.
  • the processor 2020 may drive the display panel 1000 by controlling the panel driver 2010 to allow the pixel circuit 200 to perform the above-described operations.
  • the processor 2020 may be implemented as one or more of a central processing unit (CPU), a micro-controller, an application processor (AP), a communication processor (CP), and an ARM processor.
  • CPU central processing unit
  • AP application processor
  • CP communication processor
  • ARM processor ARM processor
  • the processor 2020 and the timing controller 2011 are described as separate components, it is understood that one or more other embodiments are not limited thereto.
  • the timing controller 2011 may also perform the function of the processor 2020 without the processor 2020.
  • FIG. 21 is a flow chart for describing a driving method of a display panel according to an embodiment.
  • each of the plurality of pixels may include a plurality of light emitting elements, and may include a plurality of pixel circuits for driving the plurality of light emitting elements.
  • a first light emitting element among the plurality of light emitting elements is pulse width modulation (PWM)-driven through a first pixel circuit (operation S2110).
  • PWM pulse width modulation
  • a second light emitting element among the plurality of light emitting elements is pulse amplitude modulation (PAM)-driven through a second pixel circuit (operation S2120).
  • PAM pulse amplitude modulation
  • the plurality of light emitting elements may include a red (R) light emitting element, a green (G) light emitting element, and a blue (B) light emitting element.
  • the first light emitting element may include the green light emitting element
  • the second light emitting element may include the red light emitting element and the blue light emitting element.
  • a size of the first pixel circuit may be larger than the size of the second pixel circuit.
  • Each of the plurality of light emitting elements may emit light based on a driving current provided from the pixel circuit for driving each light emitting element among the plurality of pixel circuits
  • the first pixel circuit may provide a first driving current having amplitude corresponding to a PAM data voltage applied to the first pixel circuit to the first light emitting element for a time corresponding to the PWM data voltage applied to the first pixel circuit
  • the second pixel circuit may provide a second driving current having amplitude corresponding to a PAM data voltage applied to the second pixel circuit to the second light emitting element.
  • a gray scale of light emitted from the first light emitting element may be controlled by a time when the first driving current is provided to the first light emitting element according to the magnitude of the PWM data voltage, and a gray scale of light emitted from the second light emitting element may be controlled by the amplitude of the second driving current according to the magnitude of the PAM data voltage.
  • Each of the plurality of light emitting elements may be a micro LED.
  • the first pixel circuit may change a voltage of a terminal of the first pixel circuit according to a sweep voltage applied to the first pixel circuit to provide a driving current having a pulse width corresponding to a PWM data voltage to the first light emitting element.
  • the sweep voltage may be a voltage that is linearly changed from a second voltage after changing from a first voltage to the second voltage.
  • the first pixel circuit may include a transistor and control the pulse width of the driving current by performing a switching operation of the transistor based on a voltage of a gate terminal of the transistor that is changed according to the sweep voltage.
  • the sweep voltage may be a voltage that is stepped up from the first voltage to the second voltage before an emission time of the first light emitting element, and then decreases with time from the second voltage during the emission time.
  • the voltage of the gate terminal of the transistor may increase by a difference between the second voltage and the first voltage as the sweep voltage increases, and decrease from the increased voltage as the sweep voltage decreases. Further, the pulse width of the driving current may be determined based on the time until the decreased voltage of the gate terminal reaches a specific voltage.
  • the specific voltage may be a voltage determined based on a driving voltage for driving the first pixel circuit.
  • the difference between the first voltage and the second voltage may correspond to a range of the PWM data voltage for expressing the gray scale of the light emitted from a first inorganic light emitting element.
  • one or more embodiments may be implemented by software including instructions that are stored in machine-readable storage media (e.g., a computer).
  • the machine is an apparatus that invokes the stored instructions from the storage medium and is operable according to the invoked instructions, and may include the display device 2000 according to the disclosed embodiments.
  • the processor may perform functions corresponding to the instructions, either directly or using other components under the control of the processor.
  • the instructions may include codes generated or executed by a compiler or an interpreter.
  • the machine-readable storage media may be provided in the form of non-transitory storage media.
  • non-transitory means that the storage medium does not include a signal and is tangible, but does not distinguish whether data is stored semi-permanently or temporarily in the storage medium.
  • Methods according to various embodiments may be included and provided in a computer program product.
  • the computer program product may be traded as a product between a seller and a purchaser.
  • the computer program product may be distributed in the form of a machine readable storage media (e.g., a compact disc read only memory (CD-ROM)), or online through an application store (e.g., PLAYSTORE TM ).
  • an application store e.g., PLAYSTORE TM
  • at least a portion of the computer program product may be at least temporarily stored in a storage medium such as a memory of a server of a manufacturer, a server of an application store, or a relay server, or be temporarily generated.
  • Each of the components may include a single entity or a plurality of entities, and some sub-components of the sub-components described above may be omitted, or other sub-components may be further included.
  • some components e.g., modules or programs
  • the operations performed by the module, the program, or other component, in accordance with various embodiments may be executed in a sequential, parallel, iterative, or heuristic manner, or at least some operations may be executed in a different order or omitted, or other operations may be added.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

L'invention concerne un panneau d'affichage comprenant une pluralité de pixels. Le panneau d'affichage comprend : une pluralité d'éléments électroluminescents configurés pour constituer chaque pixel de la pluralité de pixels ; et une pluralité de circuits de pixels correspondant respectivement à la pluralité d'éléments électroluminescents et configurés pour commander la pluralité d'éléments électroluminescents, la pluralité de circuits de pixels comprenant un premier circuit de pixels permettant de commander par modulation de largeur d'impulsion (PWM) un premier élément électroluminescent de la pluralité d'éléments électroluminescents, ainsi qu'un second circuit de pixels permettant de de commander par modulation d'amplitude d'impulsion (PAM) un second élément électroluminescent de la pluralité d'éléments électroluminescents.
EP20784014.1A 2019-03-29 2020-03-27 Panneau d'affichage et procédé de commande du panneau d'affichage Active EP3871211B1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR20190037302 2019-03-29
KR1020190104727A KR20200114980A (ko) 2019-03-29 2019-08-26 디스플레이 패널 및 그의 구동 방법
KR1020190127305A KR102657371B1 (ko) 2019-03-29 2019-10-14 디스플레이 패널 및 그의 구동 방법
PCT/KR2020/004205 WO2020204487A1 (fr) 2019-03-29 2020-03-27 Panneau d'affichage et procédé de commande du panneau d'affichage

Publications (3)

Publication Number Publication Date
EP3871211A1 true EP3871211A1 (fr) 2021-09-01
EP3871211A4 EP3871211A4 (fr) 2021-11-10
EP3871211B1 EP3871211B1 (fr) 2023-05-03

Family

ID=72884436

Family Applications (1)

Application Number Title Priority Date Filing Date
EP20784014.1A Active EP3871211B1 (fr) 2019-03-29 2020-03-27 Panneau d'affichage et procédé de commande du panneau d'affichage

Country Status (3)

Country Link
EP (1) EP3871211B1 (fr)
KR (2) KR20200114980A (fr)
CN (1) CN113396452B (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114512087A (zh) * 2022-01-26 2022-05-17 Tcl华星光电技术有限公司 像素电路及显示面板
CN114648941A (zh) * 2021-11-12 2022-06-21 友达光电股份有限公司 像素电路及驱动方法
CN114694570A (zh) * 2022-01-03 2022-07-01 友达光电股份有限公司 像素电路、其显示面板及其驱动方法

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102690265B1 (ko) 2020-02-05 2024-08-01 삼성전자주식회사 공통 led 구동 회로를 포함하는 발광 소자 기반 디스플레이 패널 및 발광 소자 디스플레이 장치
KR20220072555A (ko) 2020-11-25 2022-06-02 삼성전자주식회사 디스플레이 모듈 및 이를 포함하는 디스플레이 장치
US12063725B2 (en) 2021-01-14 2024-08-13 Samsung Electronics Co., Ltd. Display panel and display device
KR20220102870A (ko) * 2021-01-14 2022-07-21 삼성전자주식회사 디스플레이 패널 및 디스플레이 장치
WO2023003274A1 (fr) * 2021-07-19 2023-01-26 삼성전자주식회사 Appareil d'affichage
EP4307284A4 (fr) 2021-07-19 2024-10-02 Samsung Electronics Co Ltd Appareil d'affichage
CN113658551B (zh) * 2021-08-19 2022-10-04 深圳市华星光电半导体显示技术有限公司 像素电路驱动方法、像素驱动装置以及显示装置
KR20230053780A (ko) 2021-10-14 2023-04-24 삼성디스플레이 주식회사 표시 장치
KR20230056081A (ko) 2021-10-19 2023-04-27 삼성디스플레이 주식회사 표시 장치
CN114267281B (zh) * 2021-12-28 2024-02-20 Tcl华星光电技术有限公司 像素电路及显示面板
CN114299860A (zh) * 2021-12-30 2022-04-08 湖北长江新型显示产业创新中心有限公司 一种像素驱动电路及其驱动方法、显示面板和显示装置
CN114067732B (zh) * 2022-01-14 2022-04-26 南京浣轩半导体有限公司 一种led显示驱动芯片及应用
KR20230114810A (ko) * 2022-01-24 2023-08-02 삼성디스플레이 주식회사 표시 장치와 그를 포함하는 타일형 표시 장치
CN115050313A (zh) * 2022-06-22 2022-09-13 上海闻泰信息技术有限公司 子像素电路
TWI831354B (zh) * 2022-08-31 2024-02-01 錼創顯示科技股份有限公司 微型發光二極體顯示裝置及其驅動方法
CN115662343B (zh) 2022-11-09 2023-05-26 惠科股份有限公司 像素驱动电路及其驱动方法、显示面板
CN115620664B (zh) * 2022-12-19 2023-05-12 惠科股份有限公司 像素驱动电路及其驱动方法、显示面板
WO2024197803A1 (fr) * 2023-03-31 2024-10-03 京东方科技集团股份有限公司 Panneau d'affichage et appareil d'affichage

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030044566A (ko) * 2001-11-30 2003-06-09 오리온전기 주식회사 능동 매트릭스 유기 ｅｌ 소자의 구동 회로
JP2003308042A (ja) * 2002-04-17 2003-10-31 Hitachi Ltd 画像表示装置
KR100537545B1 (ko) * 2003-05-31 2005-12-16 매그나칩 반도체 유한회사 유기전계 발광 디스플레이 패널의 구동방법
CN1985294A (zh) 2004-06-22 2007-06-20 皇家飞利浦电子股份有限公司 降低有源矩阵led显示器中的老化的驱动
CN1808549A (zh) * 2005-01-17 2006-07-26 精工爱普生株式会社 电光学装置、驱动电路、驱动方法以及电子机器
US7791010B2 (en) * 2006-11-01 2010-09-07 International Business Machines Corporation CMOS image sensor having a third FET device with the gate terminal coupled to the diffusion region of a first FET device, the second terminal coupled to a column signal line, and the first terminal coupled to a row select signal
CN100590697C (zh) * 2008-03-07 2010-02-17 南京华显高科有限公司 等离子体显示屏的老炼驱动方法
JP4614106B2 (ja) * 2008-06-18 2011-01-19 ソニー株式会社 自発光表示装置および電子機器
JP2010020154A (ja) * 2008-07-11 2010-01-28 Canon Inc 発光表示装置およびその駆動方法
KR101534191B1 (ko) * 2008-10-15 2015-07-06 삼성전자주식회사 디스플레이 장치 및 그 구동 방법
GB2483485A (en) * 2010-09-09 2012-03-14 Cambridge Display Tech Ltd Organic light emitting diode displays
JP6425008B2 (ja) * 2014-01-10 2018-11-21 株式会社リコー 画像形成装置及び画像形成方法
TWI644592B (zh) * 2015-07-03 2018-12-11 點晶科技股份有限公司 控制發光二極體亮度的信號產生方法及電路
KR102592306B1 (ko) * 2016-10-19 2023-10-20 엘지전자 주식회사 디스플레이 장치 및 그 구동 방법
WO2018190503A1 (fr) 2017-04-11 2018-10-18 Samsung Electronics Co., Ltd. Circuit de pixel d'un panneau d'affichage et dispositif d'affichage
KR102436531B1 (ko) * 2017-04-11 2022-08-26 삼성전자주식회사 디스플레이 패널의 화소 회로 및 디스플레이 장치
KR102664219B1 (ko) * 2017-04-13 2024-05-09 삼성전자주식회사 디스플레이 패널 및 디스플레이 패널의 구동 방법
EP3389039A1 (fr) * 2017-04-13 2018-10-17 Samsung Electronics Co., Ltd. Panneau d'affichage et procédé de commande du panneau
CN107481673B (zh) * 2017-08-14 2019-11-08 上海天马有机发光显示技术有限公司 一种有机发光显示面板及其驱动方法和驱动装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114648941A (zh) * 2021-11-12 2022-06-21 友达光电股份有限公司 像素电路及驱动方法
CN114694570A (zh) * 2022-01-03 2022-07-01 友达光电股份有限公司 像素电路、其显示面板及其驱动方法
CN114694570B (zh) * 2022-01-03 2023-08-25 友达光电股份有限公司 像素电路、其显示面板及其驱动方法
CN114512087A (zh) * 2022-01-26 2022-05-17 Tcl华星光电技术有限公司 像素电路及显示面板

Also Published As

Publication number Publication date
CN113396452A (zh) 2021-09-14
KR20200114980A (ko) 2020-10-07
EP3871211A4 (fr) 2021-11-10
KR102657371B1 (ko) 2024-04-16
EP3871211B1 (fr) 2023-05-03
CN113396452B (zh) 2024-04-23
KR20200115003A (ko) 2020-10-07

Similar Documents

Publication Publication Date Title
WO2020204487A1 (fr) Panneau d'affichage et procédé de commande du panneau d'affichage
WO2020256385A1 (fr) Module d'affichage et procédé d'attaque associé
EP3871211A1 (fr) Panneau d'affichage et procédé de commande du panneau d'affichage
WO2021137664A1 (fr) Module d'affichage et procédé d'attaque associé
WO2021137663A1 (fr) Module d'affichage
WO2020071595A1 (fr) Panneau d'affichage et procédé d'attaque du panneau d'affichage
WO2020071594A1 (fr) Panneau d'affichage et procédé d'attaque du panneau d'affichage
WO2014196724A1 (fr) Écran flexible mural
WO2021075678A1 (fr) Dispositif d'affichage miniature, circuit d'attaque de données et procédé d'inspection associé
WO2021210893A1 (fr) Module d'affichage et procédé d'attaque d'un module d'affichage
WO2020180036A1 (fr) Pixel et procédé d'excitation de pixel
WO2022075572A1 (fr) Dispositif d'affichage
WO2021215817A1 (fr) Panneau d'affichage
WO2022075573A1 (fr) Appareil d'affichage
WO2022059933A1 (fr) Module d'affichage
WO2020149473A1 (fr) Dispositif d'affichage
WO2023146060A1 (fr) Dispositif d'affichage et dispositif d'affichage en mosaïque le comprenant
WO2023140563A1 (fr) Dispositif d'affichage
WO2022108307A1 (fr) Module d'affichage, appareil d'affichage et procédé de fabrication associé
WO2021125446A1 (fr) Commande de grille et dispositif d'affichage la comprenant
WO2022035052A1 (fr) Dispositif d'affichage et son procédé de commande
WO2022211546A1 (fr) Dispositif d'affichage comprenant une diode électroluminescente à semi-conducteur
WO2022097934A1 (fr) Appareil d'affichage
WO2022211196A1 (fr) Appareil d'affichage
WO2023003274A1 (fr) Appareil d'affichage

Legal Events

Date Code Title Description
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE

PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20210526

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

A4 Supplementary search report drawn up and despatched

Effective date: 20211007

RIC1 Information provided on ipc code assigned before grant

Ipc: G09G 3/3258 20160101ALI20211002BHEP

Ipc: G09G 3/3233 20160101ALI20211002BHEP

Ipc: G09G 3/20 20060101ALI20211002BHEP

Ipc: G09G 3/32 20160101AFI20211002BHEP

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20220419

DAV Request for validation of the european patent (deleted)
DAX Request for extension of the european patent (deleted)
GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

INTG Intention to grant announced

Effective date: 20230228

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602020010505

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1565341

Country of ref document: AT

Kind code of ref document: T

Effective date: 20230515

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20230503

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1565341

Country of ref document: AT

Kind code of ref document: T

Effective date: 20230503

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230904

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230803

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230903

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230804

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602020010505

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20240206

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240220

Year of fee payment: 5

Ref country code: GB

Payment date: 20240220

Year of fee payment: 5

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20230503