EP3592114B1 - Rücksetzstromsteuerungsschaltung, rücksetzstromsteuerungsverfahren und leuchtdiodenansteuerungsschaltung - Google Patents

Rücksetzstromsteuerungsschaltung, rücksetzstromsteuerungsverfahren und leuchtdiodenansteuerungsschaltung Download PDF

Info

Publication number
EP3592114B1
EP3592114B1 EP19183126.2A EP19183126A EP3592114B1 EP 3592114 B1 EP3592114 B1 EP 3592114B1 EP 19183126 A EP19183126 A EP 19183126A EP 3592114 B1 EP3592114 B1 EP 3592114B1
Authority
EP
European Patent Office
Prior art keywords
current
voltage
reset
circuit
dimmer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP19183126.2A
Other languages
English (en)
French (fr)
Other versions
EP3592114A1 (de
Inventor
Longqi Wang
Jianxin Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Silergy Semiconductor Technology Ltd
Original Assignee
Hangzhou Silergy Semiconductor Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Silergy Semiconductor Technology Ltd filed Critical Hangzhou Silergy Semiconductor Technology Ltd
Publication of EP3592114A1 publication Critical patent/EP3592114A1/de
Application granted granted Critical
Publication of EP3592114B1 publication Critical patent/EP3592114B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/357—Driver circuits specially adapted for retrofit LED light sources
    • H05B45/3574—Emulating the electrical or functional characteristics of incandescent lamps
    • H05B45/3575—Emulating the electrical or functional characteristics of incandescent lamps by means of dummy loads or bleeder circuits, e.g. for dimmers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30—Driver circuits
    • H05B45/395—Linear regulators
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps
    • Y02B20/30—Semiconductor lamps, e.g. solid state lamps [SSL] light emitting diodes [LED] or organic LED [OLED]

Definitions

  • the present disclosure relates to the field of power electronic technology, and in particular to a reset current control circuit, a reset current control method and a light emitting diode (LED) driving circuit.
  • a reset current control circuit a reset current control method and a light emitting diode (LED) driving circuit.
  • LED light emitting diode
  • a conventional light emitting diode (LED) driving circuit and a waveform diagram of signals for the same are respectively as shown in Figure 1 and Figure 2 .
  • the conventional LED driving circuit includes a dimmer TRIAC, a rectifier circuit 11, a controlled current source I1, a signal detecting unit 12 and a constant current driving circuit 13.
  • the constant current driving circuit 13 is configured to generate an LED driving current to drive an LED load.
  • the signal detecting unit 12 is configured to detect a magnitude of the LED driving current to acquire a state of the dimmer TRIAC, and output a valid control signal TRIAC_OFF in a case that the dimmer TRIAC is in an off state, to control a magnitude of a bleeder current Ib of the controlled current source I1, to reset the dimmer TRIAC.
  • the capacitor C1 may be charged and discharged alternately and uninterruptedly, resulting in a loss on the resistor R1 connected in parallel with the capacitor C1.
  • the controlled current source I1 may also cause a loss.
  • a patent application No. US2012/056553A1 discloses a circuit for connecting to a dimmer, the circuit is configured to receive an input signal from the dimmer.
  • the circuit comprises a first load and a switch.
  • the switch is operable to automatically engage the first load at a predetermined time from a zero-crossing of the input signal and automatically disengage the first load at other times.
  • a patent application No. US2015/002040A1 relates to a driver device (60) for driving a load (12), in particular an LED unit comprising one or more LEDs, said driver device comprising input terminals (28, 30) for receiving an input voltage (V12) from an external power supply (16), output terminals for providing an output voltage to the load (12) for driving the load (12), a converter unit (34) for converting the input voltage (VI 2) to a converted voltage (VI 4) and for providing the converted voltage (VI 4) to internal connection elements (63, 64) of the driver device (60), a signal control device (62) for applying an electrical signal (I) to at least one of the connection elements (63, 64), and a detection circuit for detecting a phase angle of the input voltage (VI 2) by measuring a voltage drop of the converted voltage (VI 4) caused by the electrical signal (I).
  • the invention provides a reset current control method according to claim 1, a reset current control circuit according to claim 3 and an LED driving circuit according to claim 7.
  • Preferred embodiments are defined by the dependent claims.
  • a reset current control circuit a reset current control method and a light emitting diode (LED) driving circuit are provided according to the present disclosure, to reduce circuit loss of the dimmer during a reset process, and to improve efficiency of the circuit.
  • LED light emitting diode
  • a reset current control method which includes: generating a reset current in a case that it is detected that a dimmer is in an off state, to reset the dimmer, where the reset current is variable and the reset current is controlled to be increased in a step mode after the dimmer is turned off.
  • the reset current is maintained at a first current during a first time period after the dimmer is turned off, and is maintained at a second current during a second time period.
  • the first current is less than the second current.
  • the dimmer is a trailing edge dimmer.
  • the reset current is maintained at the first current during a time period where a light emitting diode (LED) driving current or a direct current bus current is less than a current threshold, where the current threshold is preset and is used to characterize the LED driving current or the direct current bus current when the dimmer is switched to an off state from an on state.
  • LED light emitting diode
  • the reset current is maintained at the second current during a time period where the direct current bus voltage is less than a first voltage threshold, to reset the dimmer.
  • the reset current is maintained at the first current during a time period from a time when the LED driving current or the direct current bus current drops below the current threshold to a time when the direct current bus voltage drops below the first voltage threshold.
  • a reset current control circuit which is applied in an LED driving circuit provided with a dimmer.
  • the reset current control circuit is configured to generate a reset current in a case that it is detected that the dimmer is in an off state, to reset the dimmer.
  • the reset current is variable and the reset current is controlled to be increased in a step mode after the dimmer is turned off.
  • the dimmer is a trailing edge dimmer.
  • the reset current control circuit includes a controlled current source and a controller.
  • the controlled current source is configured to generate the reset current under control.
  • the controller is configured to control the controlled current source to maintain the reset current at a first current during a first time period after the dimmer is turned off, and control the controlled current source to maintain the reset current at a second current during a second time period.
  • the first current is less than the second current.
  • the controller is configured to perform control to maintain the reset current at the first current during a time period where an LED driving current or a direct current bus current is less than a current threshold, where the current threshold is preset and is used to characterize the LED driving current or the direct current bus current when the dimmer is switched to an off state from an on state.
  • controller is further configured to perform control to maintain the reset current at the second current during a time period where a direct current bus voltage is less than a first voltage threshold, to reset the dimmer.
  • controller is further configured to perform control to maintain the reset current at the first current during a time period from a time when the LED driving current or the direct current bus current drops below the current threshold to a time when the direct current bus voltage drops below the first voltage threshold.
  • the controller includes a voltage switching circuit, a first voltage detecting circuit, a second voltage detecting circuit, a current detecting circuit and a first logic circuit.
  • the voltage switching circuit is configured to output an output voltage under control.
  • the first voltage detecting circuit is configured to control the voltage switching circuit to output a second voltage in a case that it is detected that the direct current bus voltage is less than the first voltage threshold.
  • the second voltage corresponds to the second current.
  • the second voltage detecting circuit is configured to output a first control signal in a case that it is detected that the direct current bus voltage is less than a second voltage threshold.
  • the current detecting circuit is configured to output a second control signal in a case that it is detected that the LED driving current or the direct current bus current drops below the current threshold.
  • the first logic circuit is configured to control, in response to the second control signal, the voltage switching circuit to output the first voltage, and control, in response to the first control signal, the voltage switching circuit to stop outputting the first voltage, wherein the first voltage corresponds to the first current.
  • the controller includes a third voltage detecting circuit, a second logic circuit, a current detecting circuit and a voltage switching circuit.
  • the third voltage detecting circuit is configured to output a third control signal in a case that it is detected that the direct current bus voltage is less than the first voltage threshold to control the voltage switching circuit to output a second voltage.
  • the second voltage corresponds to the second current.
  • the second logic circuit is configured to output a fourth control signal in response to the third control signal.
  • the current detecting circuit is configured to output a fifth control signal in a case that it is detected that the LED driving current or the direct current bus current is less than the current threshold.
  • the voltage switching circuit is configured to output the second voltage in response to the third control signal, and to output the first voltage in response to the fourth control signal and the fifth control signal.
  • the second voltage corresponds to the second current
  • the first voltage corresponds to the first current.
  • an LED driving circuit which includes a dimmer, a rectifier circuit, a reset current control circuit and a constant current driving circuit.
  • the rectifier circuit is connected to the dimmer, and an output of the rectifier circuit is connected to the direct current bus.
  • the reset current control circuit is as described above, and is connected to the direct current bus.
  • the constant current driving circuit is configured to generate an LED driving current to drive an LED load.
  • a reset current is generated in a case that it is detected that the dimmer is in an off state, to reset the dimmer.
  • the reset current is variable and has a contrary variation trend to a direct current bus voltage of the LED driving circuit, such that a circuit loss of the dimmer during the reset process is reduced, thereby improving the efficiency of the circuit.
  • circuit indicates a conductive loop forming by at least one element or sub-circuit through electrical connections or electromagnetic connections.
  • an element or a circuit is “connected to” another element or that an element or a circuit is “connected between” two nodes, it may indicates that the element or the circuit is directly coupled or connected to another element or there is an intermediate element.
  • the elements may be connected in a physical manner, a logical manner, or a combination thereof.
  • an element is "directly coupled” or “directly connected” to another element, it indicates that there is no intermediate element there between.
  • FIG. 4 is a circuit diagram of an LED driving circuit according to an embodiment of the present disclosure.
  • the LED driving circuit includes a dimmer TRIAC, a rectifier circuit 41, a reset current control circuit 42 and a constant current driving circuit 43.
  • the dimmer TRIAC is a trailing edge dimmer and is connected between an alternating current input terminal and the rectifier circuit 41.
  • the rectifier circuit 41 is configured to convert an alternating current voltage chopped by the dimmer TRIAC to a direct current voltage and output the direct current voltage to a direct current bus BUS.
  • the reset current control circuit 42 is configured to generate a variable reset current to reset the dimmer TRIAC.
  • the reset current control circuit 42 includes a controlled current source 14 and a controller 421.
  • the controlled current source 14 is configured to provide a bleeder path from the direct current bus under control, to generate a reset current for resetting the dimmer TRIAC.
  • the controller 421 is configured to control the controlled current source 14 to draw the reset current from the direct current bus BUS based on the direct current bus voltage VBUS, an LED driving current or an direct current bus current generated by the rectifier circuit 41.
  • the constant current driving circuit 43 is configured to generate the LED driving current to drive an LED load.
  • the controller 421 is configured to control the controlled current source 14 to maintain the reset current at a first current during a first time period after the dimmer TRIAC is turned off, and control the controlled current source 14 to maintain the reset current at a second current during a second time period.
  • the first current is less than the second current.
  • the reset current is maintained at a small first current during the first time period, such that a direct current bus voltage is decreased slowly to reduce a circuit loss.
  • the direct current bus voltage drops below a preset value and the reset current is a large second current, such that the dimmer TRIAC is reset reliably.
  • Figure 5 is a schematic circuit diagram of an LED driving circuit according to an embodiment of the present disclosure.
  • Figure 6 is a waveform diagram of the LED driving circuit according to the embodiment of the present disclosure.
  • the controlled current source 14 is configured to provide a bleeder path from the direct current bus under control to generate a variable reset current.
  • the controlled current source 14 includes a differential amplifier CA, a transistor Q1, and a resistor R1.
  • the transistor Q1 is connected between the direct current bus BUS and the resistor R1.
  • the resistor R1 is used to acquire a current sampling signal in the bleeder path.
  • Inputs of the differential amplifier CA are supplied with the current sampling signal in the bleeder path and an output voltage outputted from the voltage switching circuit 54, and an output of the differential amplifier CA outputs a control signal for the transistor Q1 to control the transistor Q1 to generate the variable reset current.
  • the controller 421 includes a voltage detecting circuit 51, a voltage detecting circuit 52, a current detecting circuit 53, a voltage switching circuit 54 and a logic circuit 55.
  • the voltage switching circuit 54 includes switches S1 and S2.
  • the switch S1 is connected between a non-inverting input of the differential amplifier CA and the voltage source U51, and is controlled in response to an output signal RS_Q of the logic circuit 55.
  • the switch S2 is connected between the non-inverting input of the differential amplifier CA and the voltage source U52, and is controlled in response to an output signal Vrst of the voltage detecting circuit 51.
  • the voltage source U51 may output a first voltage Vref f to the non-inverting input of the differential amplifier CA via the switch S1.
  • the voltage source U52 may output a second voltage Vref r to the non-inverting input of the differential amplifier CA via the switch S2.
  • the above circuit structure is merely an implementation for realizing the embodiment of the present embodiment, and other circuit structures for realizing the above functions may also be applied in the present embodiment.
  • the switch S1 and the switch S2 are connected to an inverting input of the differential amplifier CA.
  • the voltage detecting circuit 51 is connected to the direct current bus BUS and a control terminal of the switch S2, and is configured to detect the direct current bus voltage VBUS and output a control signal Vrst, to control the switch S2 to be turned on/off.
  • the control signal Vrst is valid in a case that the direct current bus voltage VBUS is less than a first voltage threshold Vbus1.
  • the first threshold voltage Vbus1 has a small voltage value set based on a type of the dimmer, so that the dimmer TRIAC is reset reliably and the circuit loss is reduced to the maximum extent.
  • the voltage detection circuit 52 is connected to the direct current bus BUS and the logic circuit, and is configured to detect the direct current bus voltage VBUS and output a control signal Vflw to the logic circuit 55.
  • the control signal Vflw is valid in a case that the direct current bus voltage VBUS is less than a second voltage threshold Vbus2.
  • the second voltage threshold Vbus2 is less than the first voltage threshold Vbus1. In another embodiment, the second voltage threshold Vbus2 may also be equal to the first voltage threshold Vbus1.
  • the reset current is maintained at a large second current in a case that the direct current bus voltage drops below the first voltage threshold Vbusl, the direct current bus voltage VBUS drops rapidly, so that the direct current bus voltage VBUS drops to the first voltage threshold Vbus1 and the second voltage threshold Vbus2 almost at the same time.
  • the logic circuit 55 includes a one-shot circuit (oneshot) and an RS flip-flop 551.
  • the one-shot circuit is connected between the current detecting circuit 53 and a set terminal S of the RS flip-flop 551.
  • the reset terminal R of the RS flip-flop 551 is connected to the voltage detecting circuit 52, and an output Q of the RS flip-flop 551 is connected to a control terminal of the switch S1, to control the switch S1 to be turned on/off.
  • the current detecting circuit 53 is connected on a path of the LED load and is configured to detect the LED driving current and output a control signal LED_OFF.
  • the control signal LED OFF is valid in a case that the LED driving current is less than the current threshold.
  • the current threshold is preset and is used to characterize the LED driving current or the direct current bus current when the dimmer is switched to an off state from an on state.
  • the one-shot circuit outputs a signal OS to the set terminal S of the RS flip-flop circuit 551 in response to a rising edge of the control signal LED_OFF to control the switch S1 in the voltage switching circuit 54 to be turned on.
  • the voltage detecting circuit 52 outputs the control signal Vflw to the reset terminal R of the RS flip-flop circuit 551 to control the switch S1 in the voltage switching circuit 54 to be turned off. It should be understood that, in another embodiment, the current detecting circuit 53 may be connected to the direct current bus to detect the direct current bus current and output a valid control signal in a case that the direct current bus current is less than the current threshold.
  • the waveform diagram for the LED driving circuit in the embodiment is as shown in Figure 6 .
  • the direct current bus voltage VBUS is greater than a driving voltage VLED of the LED load (that is, during a time period where the dimmer is in an on state)
  • the LED load is turned on, and the control signal LED OFF outputted from the current detecting circuit 53 is at a low level.
  • the direct current bus voltage VBUS is less than the driving voltage VLED of the LED load (that is, during a time period where the dimmer is in the off state)
  • the capacitor connected in parallel with the LED load discharges to ensure the current flowing through the LED load.
  • the control signal LED_OFF outputted from the current detecting circuit 53 is at a high level.
  • the one-shot circuit is triggered to output the signal OS to the set terminal S of the RS flip-flop 551, to allow the RS flip-flop 551 to output the output signal RS_Q at the high level, such that the switch S1 is controlled to be turned on in response to the output signal RS_Q, and the non-inverting input of the differential amplifier CA is supplied with the first voltage Vref f to allow the transistor Q1 to provide a small reset current. Therefore, during the first time period (time t0 to t1), the reset current Irst is maintained at a small first current If, so that the direct current bus voltage drops slowly, thereby reducing the circuit loss, thus improving the efficiency of the circuit.
  • the direct current bus voltage VBUS is less than the first voltage threshold Vbusl, and the control signal Vrst outputted from the voltage detecting circuit 51 is at the high level, and the switch S2 is controlled to be turned on.
  • the non-inverting input of the differential amplifier CA is supplied with the second voltage Vref r to allow the transistor Q1 to provide a large reset current, and the direct current bus voltage VBUS rapidly drops below the second voltage threshold Vbus2, and the voltage detecting circuit 52 outputs the control signal Vflw at the high level.
  • the RS flip-flop is reset, and an output signal RS_Q is at the low level, such that the switch S1 is controlled to be turned off, and the transistor Q1 stops generating the first current If. Therefore, during the second time period (time t1 to t2), the reset current Irst is maintained at a large second current Ir, so that the dimmer is reset reliably. It should be understood that in a case that the reset current Irst is sufficiently large, the dimmer may be reset rapidly, and in a case that the dimmer is reset, the reset current Irst drops to zero.
  • the second voltage threshold Vbus2 is equal to the first voltage threshold Vbusl, and the first current If is stopped being generated when the second current Ir is generated. In an embodiment, the second voltage threshold Vbus2 is less than the first voltage threshold Vbusl, and the first current If is stopped being generated when the second current Ir is generated.
  • the controlled current source 14 is controlled to provide the reset current from the direct current bus only in the second half cycle during the reset process of the dimmer, thereby reducing the circuit loss, thus improving the efficiency of the circuit.
  • Figure 7 is a schematic circuit diagram of an LED driving circuit according to another embodiment of the present disclosure.
  • Figure 8 is a waveform diagram for the LED driving circuit according to the other embodiment of the present disclosure.
  • the controlled current source 14 is configured to provide a bleeder path from the direct current bus under control to generate a variable reset current.
  • the controlled current source 14 includes a differential amplifier CA', a transistor Q2 and a resistor R2.
  • the transistor Q2 is connected between the direct current bus BUS and the resistor R2.
  • the resistor R2 is used to acquire a current sampling signal in the bleeder path.
  • Inputs of the differential amplifier CA' are supplied with a current sampling signal on the bleed path and an output voltage outputted from the voltage switching circuit 73, and an output of the differential amplifier CA' outputs a control signal of the transistor Q2 to control the transistor Q2 to generate the variable reset current.
  • the controller 421 includes a voltage detecting circuit 71, a current detecting circuit 72, a voltage switching circuit 73 and a logic circuit 74.
  • the voltage switching circuit 73 includes switches S3, S4 and S5.
  • the switch S3 is connected between a non-inverting input of the differential amplifier CA' and a voltage source U71, and is controlled in response to the control signal Vrst of the voltage detecting circuit 71.
  • the switch S4 is connected between the non-inverting input of the differential amplifier CA' and a voltage source U72, and is controlled in response to the output signal LED_OFF of the current detecting circuit 72.
  • the switch S5 is connected between the switch S3 and the switch S4, and is controlled in response to the control signal Vf outputted from the logic circuit 74.
  • the voltage source U72 may output the first voltage Vref f to the non-inverting input of the differential amplifier CA' via the switches S4 and S5, and the voltage source U71 may output the second voltage Vref r to the non-inverting input of the differential amplifier CA' via the switch S3.
  • the above circuit structure is merely an embodiment for realizing the present disclosure, and other circuit structures for realizing the above functions may also be applied in the present disclosure.
  • the switch S3, S4 and S5 are connected to an inverting input of the differential amplifier CA'.
  • the voltage detecting circuit 71 is connected to the direct current bus BUS and a control terminal of the switch S3, and is configured to detect the direct current bus voltage VBUS and output the control signal Vr, to control the switch S3 to be turned on/off.
  • the control signal Vr is valid in a case that the direct current bus voltage VBUS is less than the voltage threshold Vbus.
  • the threshold voltage Vbus has a small voltage value set based on a type of the dimmer, so that the circuit loss is reduced to the maximum extent.
  • the logic circuit 74 includes an inverter inv.
  • the inverter inv is connected between the voltage detecting circuit 71 and a control terminal of the switch S5, and is configured to invert the control signal Vr outputted from the voltage detecting circuit 71 and output the control signal Vf, to control the switch S5 to be the turned on/off.
  • the current detecting circuit 72 is connected on a path of the LED load and is configured to detect the LED driving current and output the control signal LED OFF, to control the switch S4 to be turned on/off.
  • the control signal LED_OFF is valid in a case that the LED driving current is less than the current threshold.
  • the current threshold is preset and is used for characterizing the LED driving current or the direct current bus current when the dimmer is switched to the off state from the on state. It should be understood that in another embodiment, the current detecting circuit 72 may be connected to the direct current bus to detect the direct current bus current and output a valid control signal in a case that the direct current bus current is less than the current threshold.
  • the waveform diagram of control signals for the LED driving circuit in the embodiment is as shown in Figure 8 .
  • the direct current bus voltage VBUS is greater than the driving voltage VLED of the LED load (that is, during the time period where the dimmer is in the on state)
  • the LED load is turned on, and the control signal LED_OFF outputted from the current detecting circuit 72 is at the low level.
  • the direct current bus voltage VBUS is less than the driving voltage VLED of the LED load (that is, during the time period where the dimmer is in the off state)
  • the capacitor discharges to ensure the current flowing through the LED load, and the control signal LED_OFF outputted from the current detecting circuit 72 is at the high level.
  • the direct current bus voltage VBUS is greater than the threshold voltage Vbus
  • the control signal Vr outputted from the voltage detecting circuit 71 is at the low level
  • the switch S3 maintains at the off state under control.
  • the inverter inv inverts the control signal Vr and outputs a control signal Vf at the high level
  • the switch S5 maintains at the on state under control.
  • the LED driving current is less than the current threshold
  • the control signal LED_OFF outputted from the current detecting circuit 72 is at the high level, such that the switch S4 is turned on under control.
  • the non-inverting input of differential amplifier CA' is supplied with the first voltage Vref_f, to allow the transistor Q2 to provide a small reset current.
  • the direct current bus voltage VBUS drops below the threshold voltage Vbus
  • the control signal Vr outputted from the voltage detecting circuit 71 is at the high level, such that the switch S3 is controlled to be turned on.
  • the inverter inv inverts the control signal Vr and outputs a control signal Vf at the low level, such that the switch S5 is controlled to be turned off, thus the first time period ends.
  • the reset current Irst is maintained at a small first current If, so that the direct current bus voltage drops slowly, thereby reducing the circuit loss, thus improving the efficiency of the circuit.
  • the direct current bus voltage VBUS is less than the threshold voltage Vbus
  • the control signal Vr outputted from the voltage detecting circuit 71 is at the high level, such that the switch S3 maintains at the on state under control.
  • the non-inverting input of the differential amplifier CA' is supplied with the second voltage Vref_r, to allow the transistor Q2 to provide a large reset current.
  • the reset current Irst is maintained at a large second current Ir, so that the dimmer is reset reliably.
  • the reset current Irst is sufficiently large, the silicon controlled dimmer may be reset rapidly, therefore, the reset current Irst is maintained at the large second current Ir for a short time period (shorter than a time period where the control signal Vr is valid).
  • the inverter in the second half of each cycle, is used to change the input voltage of the controlled current source from the first time period to the second time period, so that the reset current is maintained at a small current If during the first time period, to reduce the circuit loss, and the reset current is maintained at a large current Ir during the second time period, to reset the dimmer.
  • the LED driving circuit in this embodiment has a simple structure, which is easy to implement and has a low cost.
  • FIG. 9 is a flowchart of a reset current control method according to an embodiment of the present disclosure.
  • a state of the dimmer is detected.
  • the state of the dimmer is detected by detecting a current value of the LED driving current or the direct current bus current.
  • the dimmer is in an off state in a case that the current value of the LED driving current or the direct current bus current is less than a current threshold.
  • the current threshold is preset and is used for characterizing the LED driving current or the direct current bus current when the dimmer is switched to the off state from the on state. Further, the dimmer is a trailing edge dimmer.
  • step S200 a reset current is generated in a case that it is detected that the dimmer is in the off state, to reset the dimmer.
  • the reset current is variable and has a contrary variation trend to a direct current bus voltage of the LED driving circuit.
  • the reset current control method further includes: performing control to maintain the reset current at a first current during a first time period after the dimmer is turned off, and performing control to maintain the reset current at a second current during a second time period.
  • the first current is less than the second current.
  • the reset current control method further includes: performing control to maintain the reset current at the first current during a time period where the LED driving current or the direct current bus current is less than a current threshold.
  • the reset current control method further includes: performing control to maintain the reset current at the second current in a case that the direct current bus voltage is less than a first voltage threshold, to reset the dimmer.
  • the reset current control method further includes: performing control to maintain the reset current at the first current during a time period from a time when the LED driving current or the direct current bus current drops below the current threshold to a time when the direct current bus voltage drops below a second voltage threshold.
  • the second voltage threshold is less than or equal to the first voltage threshold.

Landscapes

  • Circuit Arrangement For Electric Light Sources In General (AREA)

Claims (7)

  1. Rücksetzstromansteuerungsverfahren für eine LED-Ansteuerungsschaltung, umfassend:
    Erfassen (S100) eines Zustandes eines Dimmers der LED-Ansteuerungsschaltung; und
    Erzeugen (S200) eines Rücksetzstroms in einem Fall, in dem erfasst wurde, dass der Dimmer in einem ausgeschalteten Zustand ist, um den Dimmer zurückzusetzen, dadurch gekennzeichnet, dass
    der Rücksetzstrom variabel ist und der Rücksetzstrom nachdem der Dimmer ausgeschaltet wurde zur Erhöhung in einem Schrittmodus kontrolliert ist, wobei
    der Rücksetzstrom während eines ersten Zeitraums nachdem der Dimmer ausgeschaltet wurde bei einer ersten Stromstärke (If) beibehalten wird; und wobei
    der Rücksetzstrom während eines zweiten Zeitraums bei einer zweiten Stromstärke (Ir) beibehalten wird, wobei die erste Stromstärke (If) kleiner als die zweite Stromstärke (Ir) ist, wobei der erste Zeitraum früher als der zweite Zeitraum ist,
    wobei der Dimmer ein Phasenabschnittsdimmer ist, und
    wobei der Rücksetzstrom während eines Zeitraums bei der ersten Stromstärke (If) beibehalten wird, in welchem eine Leuchtdioden-, LED-, Ansteuerungsstromstärke oder eine Gleichstrombusstromstärke kleiner als ein Stromstärkeschwellenwert ist, wobei der Stromstärkeschwellenwert voreingestellt ist und dazu verwendet wird, die LED-Ansteuerungsstromstärke oder die Gleichstrombusstromstärke zu kennzeichnen, wenn der Dimmer in einen ausgeschalteten Zustand aus einem angeschalteten Zustand geschaltet wird, und
    wobei der Rücksetzstrom während eines Zeitraums bei der zweiten Stromstärke (Ir) beibehalten wird, in welchem eine Gleichstrombusspannung kleiner als ein erster Spannungsschwellenwert ist, um den Dimmer zurückzusetzen.
  2. Rücksetzstromansteuerungsverfahren nach Anspruch 1, wobei der Rücksetzstrom bei der ersten Stromstärke (If) während eines Zeitraums von einem Zeitpunkt, in dem die LED-Ansteuerungsstromstärke oder die Gleichstrombusstromstärke unter den Stromstärkeschwellenwert fällt, bis zu einem Zeitpunkt, in dem die Gleichstrombusspannung unter den ersten Spannungsschwellwert fällt, beibehalten wird.
  3. Rücksetzstromansteuerungsschaltung (42), die in einer mit einem Dimmer (TRIAC) ausgestatteten Leuchtdioden-, LED-, Ansteuerungsschaltung verwendet wird, wobei
    die Rücksetzstromansteuerungsschaltung (42) ausgebildet ist, einen Rücksetzstrom in einem Fall zu erzeugen, in dem erfasst wurde, dass der Dimmer (TRIAC) in einem ausgeschalteten Zustand ist, um den Dimmer (TRIAC) zurückzusetzen,
    dadurch gekennzeichnet, dass
    der Rücksetzstrom variabel ist und der Rücksetzstrom nachdem der Dimmer (TRIAC) ausgeschalten wurde zur Erhöhung in einem Schrittmodus kontrolliert ist, und wobei
    der Dimmer (TRIAC) ein Phasenabschnittsdimmer ist,
    wobei die Rücksetzstromansteuerungsschaltung umfasst:
    eine kontrollierte Stromquelle (I4), die ausgebildet ist, den Rücksetzstrom kontrolliert zu erzeugen; und
    einen Kontroller (421), der ausgebildet ist, die kontrollierte Stromquelle zu kontrollieren, um den Rücksetzstrom während eines ersten Zeitraums nachdem der Dimmer (TRIAC) ausgeschalten wurde bei einer ersten Stromstärke (If) beizubehalten, und die kontrollierte Stromquelle zu kontrollieren, um den Rücksetzstrom während eines zweiten Zeitraums bei einer zweiten Stromstärke (Ir) beizubehalten, wobei die erste Stromstärke (If) kleiner als die zweite Stromstärke (Ir) ist und der erste Zeitraum früher als der zweite Zeitraum ist, und
    wobei der Kontroller (421) ferner zum Kontrollieren ausgebildet ist, um den Rücksetzstrom während eines Zeitraums bei der ersten Stromstärke (If) beizubehalten, in welchem eine LED-Ansteuerungsstromstärke oder eine Gleichstrombusstromstärke kleiner als ein Stromstärkeschwellenwert ist, und zum Kontrollieren ausgebildet ist, um den Rücksetzstrom während eines Zeitraums bei der zweiten Stromstärke (Ir) beizubehalten, in welchem eine Gleichstrombusspannung (VBUS) kleiner als ein erster Spannungsschwellenwert (Vbus1) ist, um den Dimmer (TRIAC) zurückzusetzen, wobei der Stromstärkeschwellenwert voreingestellt ist und dazu verwendet wird, die LED-Ansteuerungsstromstärke oder die Gleichstrombusstromstärke zu kennzeichnen, wenn der Dimmer (TRIAC) in einen ausgeschalteten Zustand aus einem angeschalteten Zustand geschaltet wird.
  4. Rücksetzstromansteuerungsschaltung nach Anspruch 3, wobei der Kontroller (421) ferner zum Kontrollieren ausgebildet ist, um den Rücksetzstrom bei der ersten Stromstärke (If) während eines Zeitraums von einem Zeitpunkt, in welchem die LED-Ansteuerungsstromstärke oder die Gleichstrombusstromstärke unter den Stromstärkeschwellenwert fällt, bis zu einem Zeitpunkt, in welchem die Gleichstrombusspannung (VBUS) unter den ersten Spannungsschwellenwert (Vbus1) fällt, beizubehalten.
  5. Rücksetzstromansteuerungsschaltung nach Anspruch 3, wobei der Kontroller (421) umfasst:
    einen Spannungsschaltkreis (54), der ausgebildet ist, eine Ausgangsspannung kontrolliert auszugeben;
    eine erste Spannungserfassungsschaltung (51), die ausgebildet ist, den Spannungsschaltkreis (54) zum Ausgeben einer zweite Spannung in einem Fall zu kontrollieren, in dem erfasst wurde, dass die Gleichstrombusspannung (VBUS) kleiner als der erste Spannungsschwellenwert (Vbus1) ist, wobei die zweite Spannung der zweiten Stromstärke (Ir) zugeordnet ist;
    eine zweite Spannungserfassungsschaltung (52), die ausgebildet ist, ein erstes Kontrollsignal (Vflw) in einem Fall auszugeben, in dem erfasst wurde, dass die Gleichstrombusspannung (VBUS) geringer als ein zweiter Spannungsschwellenwert (Vbus2) ist;
    eine Stromstärkeerfassungsschaltung (53), die ausgebildet ist, ein zweites Kontrollsignal (LED_OFF) in einem Fall auszugeben, in dem erfasst wurde, dass eine LED-Ansteuerungsspannung oder eine Gleichstrombusspannung unter den Stromstärkeschwellenwert fällt; und
    eine ersten Logikschaltung (55), die ausgebildet ist, ansprechend auf das zweite Kontrollsignal (LED_OFF) den Spannungsschaltkreis (54) zum Ausgeben einer ersten Spannung zu kontrollieren und ausgebildet ist, ansprechend auf das erste Kontrollsignal (Vflw) den Spannungsschaltkreis (54) zum Stoppen des Ausgebens der ersten Spannung zu kontrollieren, wobei die erste Spannung der ersten Stromstärke (If) zugeordnet ist.
  6. Rücksetzstromansteuerungsschaltung nach Anspruch 3, wobei der Kontroller (421) umfasst:
    eine dritte Spannungserfassungsschaltung (71), die ausgebildet ist ein drittes Kontrollsignal (Vr) in einem Fall auszugeben, in dem erfasst wurde, dass die Gleichstrombusspannung (VBUS) kleiner als ein erster Spannungsschwellenwert (Vbus1) ist, um einen Spannungsschaltkreis (73) zum Ausgeben einer zweiten Spannung zu kontrollieren;
    einer zweiten Logikschaltung (74), die ausgebildet ist, ansprechend auf das dritte Kontrollsignal (Vr) ein viertes Kontrollsignal (Vf) auszugeben;
    eine Stromstärkeerfassungsschaltung (72), die ausgebildet ist, ein fünftes Kontrollsignal (LED_OFF) in einem Fall auszugeben, in dem erfasst wurde, dass eine LED-Ansteuerungsspannung oder eine Gleichstrombusspannung kleiner als ein Stromstärkeschwellenwert ist; und
    wobei der Spannungsschaltkreis (73) ausgebildet ist, ansprechend auf das dritte Kontrollsignal (Vr) die zweite Spannung auszugeben, und ansprechend auf das vierte Kontrollsignal (Vf) und das fünfte Kontrollsignal (LED_OFF) eine erste Spannung auszugeben, wobei die zweite Spannung der zweiten Stromstärke (Ir) zugeordnet ist, und wobei die erste Spannung der ersten Stromstärke (If) zugeordnet ist.
  7. Leuchtdioden-, LED-, Ansteuerungsschaltung, umfassend:
    einen Dimmer (TRIAC);
    eine Gleichrichterschaltung (41), die mit dem Dimmer (TRIAC) verbunden ist, wobei ein Ausgang der Gleichrichterschaltung (41) mit einem Gleichstrombus (BUS) verbunden ist:
    die Rücksetzstromansteuerungsschaltung (42) nach einem der Ansprüche 3 bis 6, wobei die Rücksetzstromansteuerungsschaltung mit dem Gleichstrombus (BUS) verbunden ist; und
    eine Konstantstromansteuerungsschaltung (43), die ausgebildet ist, einen LED-Ansteuerungsstrom zum Ansteuern einer LED-Last zu erzeugen.
EP19183126.2A 2018-07-06 2019-06-28 Rücksetzstromsteuerungsschaltung, rücksetzstromsteuerungsverfahren und leuchtdiodenansteuerungsschaltung Active EP3592114B1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810739361.6A CN109041331B (zh) 2018-07-06 2018-07-06 复位电流控制电路、控制方法及led驱动电路

Publications (2)

Publication Number Publication Date
EP3592114A1 EP3592114A1 (de) 2020-01-08
EP3592114B1 true EP3592114B1 (de) 2021-04-07

Family

ID=64641757

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19183126.2A Active EP3592114B1 (de) 2018-07-06 2019-06-28 Rücksetzstromsteuerungsschaltung, rücksetzstromsteuerungsverfahren und leuchtdiodenansteuerungsschaltung

Country Status (2)

Country Link
EP (1) EP3592114B1 (de)
CN (1) CN109041331B (de)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2257124B1 (de) * 2009-05-29 2018-01-24 Silergy Corp. Schaltung zur Ankopplung einer Niedrigstromlichtschaltung an einem Dimmer
US9743467B2 (en) * 2012-02-01 2017-08-22 Philips Lighting Holding B.V. Driver device and driving method for driving a load, in particular a LED unit comprising one or more LEDs
KR101357916B1 (ko) * 2012-08-06 2014-02-03 메를로랩 주식회사 발광소자를 이용한 조명장치의 디밍 시스템
US9603207B2 (en) * 2013-02-06 2017-03-21 Panasonic Intellectual Property Management Co., Ltd. Driving circuit, illumination light source, and illumination device
EP4184772A1 (de) * 2014-01-13 2023-05-24 Lutron Technology Company LLC Zweidraht-laststeuervorrichtung für lasten mit niedriger leistung
CN105407595B (zh) * 2015-11-16 2016-11-23 江苏力行电力电子科技有限公司 Led驱动电路
CN106793352B (zh) * 2017-04-06 2018-11-13 矽力杰半导体技术(杭州)有限公司 具有可控硅调光器的led驱动电路、电路模块及控制方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
CN109041331B (zh) 2020-05-12
CN109041331A (zh) 2018-12-18
EP3592114A1 (de) 2020-01-08

Similar Documents

Publication Publication Date Title
EP3518623A1 (de) Schaltungsmodul, dimmbare leuchtdiodentreiberschaltung und steuerungsverfahren
EP3223416B1 (de) Replikation eines ansteuerungssignals über eine galvanischen isolationsbarriere
US8963515B2 (en) Current sensing circuit and control circuit thereof and power converter circuit
JP6251395B2 (ja) フライバック方式の快速起動駆動回路及び駆動方法
TWI646767B (zh) 電源控制裝置及電源控制系統
US10727729B2 (en) Power converter
US7782102B2 (en) Power-on reset circuit and electronic device using the same
US9246378B2 (en) Method and apparatus for extending the power output range of a power converter used for a lighting system
EP3592114B1 (de) Rücksetzstromsteuerungsschaltung, rücksetzstromsteuerungsverfahren und leuchtdiodenansteuerungsschaltung
US11116058B2 (en) LED dimming control circuit, dimming control method and LED power system thereof
TWI547083B (zh) 電源轉換器的控制電路及相關方法
CN105790566A (zh) 具有电源管理芯片的电源的辅助电路
CN107466488A (zh) 隔离驱动器
CN209313809U (zh) 可调节时序的开关电路结构
TWI668563B (zh) 資料儲存決定裝置
WO2017063608A1 (zh) 一种led驱动电源的测流电路和方法
US20140339921A1 (en) Light Load Current Detection System
TWM545931U (zh) 偵測電流以切換電壓的控制電路
CN203551669U (zh) 一种信号检测电路
CN106981869B (zh) 用于不接地y形电路的三相电力开关
KR102175630B1 (ko) 대기 전력을 감소시키기 위한 전력 전달 경로 선택 회로를 포함하는 전자 장치
CN106558914A (zh) 开关控制装置及方法
TWI493822B (zh) 分流電路
CN106100336B (zh) 直流电压转换电路及具有该直流电压转换电路的显示面板
TWI726606B (zh) 負載識別系統

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20200124

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: EXAMINATION IS IN PROGRESS

17Q First examination report despatched

Effective date: 20200529

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602019003717

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045357500

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H05B 45/10 20200101ALI20201009BHEP

Ipc: H05B 45/3575 20200101AFI20201009BHEP

Ipc: H05B 45/37 20200101ALI20201009BHEP

INTG Intention to grant announced

Effective date: 20201106

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 1381375

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210415

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602019003717

Country of ref document: DE

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG9D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1381375

Country of ref document: AT

Kind code of ref document: T

Effective date: 20210407

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210707

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210807

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210708

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210707

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210809

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602019003717

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210630

26N No opposition filed

Effective date: 20220110

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210628

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210628

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210807

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210630

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220630

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20220630

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20190628

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20230525

Year of fee payment: 5

Ref country code: FR

Payment date: 20230630

Year of fee payment: 5

Ref country code: DE

Payment date: 20230613

Year of fee payment: 5

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20230620

Year of fee payment: 5

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20210407