EP3402261A1 - Verfahren und vorrichtungen, die mindestens eine von einer temperatur- und frequenzabweichung angeben - Google Patents

Verfahren und vorrichtungen, die mindestens eine von einer temperatur- und frequenzabweichung angeben Download PDF

Info

Publication number
EP3402261A1
EP3402261A1 EP17170452.1A EP17170452A EP3402261A1 EP 3402261 A1 EP3402261 A1 EP 3402261A1 EP 17170452 A EP17170452 A EP 17170452A EP 3402261 A1 EP3402261 A1 EP 3402261A1
Authority
EP
European Patent Office
Prior art keywords
temperature
clock unit
clock
frequency
frequency deviation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP17170452.1A
Other languages
English (en)
French (fr)
Other versions
EP3402261B1 (de
Inventor
Markus Hammes
Christian Kranz
Bernd Schmandt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Apple Inc
Original Assignee
Intel IP Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel IP Corp filed Critical Intel IP Corp
Priority to EP17170452.1A priority Critical patent/EP3402261B1/de
Publication of EP3402261A1 publication Critical patent/EP3402261A1/de
Application granted granted Critical
Publication of EP3402261B1 publication Critical patent/EP3402261B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W52/00Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02Power saving arrangements
    • H04W52/0209Power saving arrangements in terminal devices
    • H04W52/0261Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level
    • H04W52/0287Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment
    • H04W52/029Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment reducing the clock frequency of the controller
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W56/00Synchronisation arrangements
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Definitions

  • the disclosure relates to radio devices indicating at least one of a temperature and frequency deviation of its clock, in particular of its low power clock.
  • the disclosure relates to methods for indicating such deviations.
  • the disclosure particularly relates to techniques for power saving by low power clock drift indication.
  • Fig. 1 Many wireless communications systems 100 as e.g. shown in Fig. 1 have different states. In one state the modem and the radio frequency (RF) part is active 112, and in the other phases, also called sleeping phase 111, only a clock keeping unit keeps the timing. This accounts for the requirements of a mobile device 110 to lower the current consumption by means of only waking up when the modem and RF activity is expected. Due to temperature variation, frequency versus temperature dependency and change of crystals/oscillators in the system, several (safety) margins 113 for such frequency offsets/timing drifts of the low power clock have to be taken into account for worst case use-cases. This can be achieved by e.g. limiting the sleep period 111 during low power cycles by certain assumption of the temperature gradient in the device 110 and a corresponding timing driving of the low power clock due to its frequency versus temperature behavior.
  • RF radio frequency
  • Such margins 113 may result in a waste of power 114 reducing battery life time of the mobile device 110.
  • the methods and devices described herein may be based on radio devices and clock devices. It is understood that comments made in connection with a described method may also hold true for a corresponding device configured to perform the method and vice versa. For example, if a specific method step is described, a corresponding device may include a unit to perform the described method step, even if such a unit is not explicitly described or illustrated in the figures. Further, it is understood that the features of the various exemplary aspects described herein may be combined with each other, unless specifically noted otherwise.
  • the methods and devices described herein may be implemented in wireless communication networks, in particular communication networks based on mobile communication standards.
  • the described devices may include integrated circuits and/or passives and may be manufactured according to various technologies.
  • the circuits may be designed as logic integrated circuits, analog integrated circuits, mixed signal integrated circuits, optical circuits, memory circuits and/or integrated passives.
  • Radio signals may be or may include radio frequency signals radiated by a radio transmitting device (or radio transmitter or sender) with a radio frequency lying in a range of about 3 Hz to about 300 GHz.
  • the frequency range may correspond to frequencies of alternating current electrical signals used to produce and detect radio waves.
  • Millimeter waves are radio waves in the electromagnetic spectrum from about 30 GHz to about 300 GHz. Radio frequencies in this band have wavelengths from about ten to about one millimeter, giving it the name millimeter band or millimeter wave.
  • Fig. 2 is a block diagram of an exemplary hardware configuration 200 of a mobile device without temperature compensation.
  • the mobile device can be a user equipment or a machine-type communication device, for example.
  • a MHz oscillator 207 as frequency reference for the RF 205 and a kHz clock 201 for time keeping.
  • Maximum power conservation can be achieved when the RF 205 is only immediately activated before the RF 205 activity on the radio link is expected, for example immediately before a paging burst. This requires a stable low power clock 201 whilst the modem/RF 203, 205 is inactive.
  • the high accurate RF reference clock is used immediately before sleep phases to measure the low power kHz clock frequency offset, as the RF reference clock frequency deviation is known due to the fact that the device is synchronized to a Base-Station/eNodeB. This allows to compensate for any frequency offsets/timing drifts of the low power clock 201 and to extend the sleep phase as much as possible in order to save power.
  • the low power oscillator/crystal has a certain temperature versus frequency characteristics
  • temperature variation during the sleep phase of the modem/RF 203, 205 may occur without the knowledge of the modem 203 which is in sleep. This is taken into account in the system definition phase by certain margins in the wake/sleep window under the assumption of temperature characteristics of the low power oscillator/crystal 201 and assumed temperature gradients. Such margins result in worse power consumption of the whole system in "typical" cases in which no extreme gradients are present.
  • the low power oscillators 201 are delivered as self-contained temperature compensated MEMS oscillators (TCMO).
  • TCMO temperature compensated MEMS oscillators
  • the sleep window can be extended compared to a non-compensated crystal/MEMS oscillator.
  • the sleep window may still be designed for the maximum frequency/clock offset/drift assuming a maximum temperature drift.
  • a first clock unit 201 that is a low frequency clock unit (e.g. a kHz clock unit) provides a low frequency clock signal 202 (e.g. a kHz clock signal) to the modem and BB (baseband) part 203 of the mobile device.
  • a second clock unit 207 that is a high frequency clock unit (e.g. a MHz clock unit) provides a high frequency clock signal 208 (e.g. a MHz clock signal) to the transmitter 205 of the mobile device.
  • the modem and BB part 203 is coupled with the transmitter 205 by a transmit/receive interface 204, 206.
  • the modem/BB part 203 may be implemented by a processor, for example a low voltage processor or processor system.
  • the transmitter 205 may be implemented by a processor, for example a high voltage processor or processor system.
  • the modem/BB part 203 and the transmitter 205 may be clocked by the high frequency clock signal 208 of the high frequency clock unit 207.
  • the modem/BB part 203 may be clocked by the low frequency clock signal 202 of the low frequency clock unit 201 while the transmitter TRX 205 may be turned off.
  • Fig. 3 is a block diagram of an exemplary hardware configuration 300 of a mobile device with temperature measurement to allow compensation.
  • the hardware configuration 300 corresponds to the hardware configuration 200 described above. However, an additional temperature measurement to allow temperature/frequency compensation is added.
  • a first temperature measurement module 303 is implemented at the modem/BB part 203 for measuring a temperature 302 at the low frequency clock unit 201.
  • a second temperature measurement module 305 is implemented at the transmitter 205 for measuring a temperature 304 at the high frequency clock unit 207.
  • the modem/BB processor 203 can perform temperature/frequency compensation of the low frequency clock signal 202 based on the measured temperature 302 at the first clock unit 201.
  • the transmit processor 205 can perform temperature/frequency compensation of the high frequency clock signal 208 based on the measured temperature 304 at the second clock unit 207.
  • Fig. 4 is a block diagram of an exemplary hardware configuration 400 of a mobile device with temperature compensated kHz clock and frequency/temperature deviation indication based on continuous gradient observation.
  • the hardware configuration 400 corresponds to the hardware configuration 300 described above.
  • the low frequency clock unit 201 is replaced by a TCMO/TCXO clock unit 401 and the first temperature measurement module 303 at the modem/BB part 203 is replaced by a temperature and/or frequency deviation indication.
  • a frequency deviation may depend on a temperature deviation and vice versa. So the clock unit 401 may indicate only frequency deviation or only temperature deviation, or both.
  • the TCMO/TCXO clock unit 401 is a clock unit based on a temperature compensated MEMS (microelectromechanical system) oscillator in one implementation or based on a temperature compensated crystal oscillator in another implementation.
  • MEMS microelectromechanical system
  • a temperature(T)/frequency(f) deviation indication may be transmitted from the TCMO/TCXO clock unit 401 to the modem/BB processor 203.
  • the modem/BB processor 203 can perform temperature/frequency compensation of the low frequency clock signal 202 based on the temperature/frequency deviation indication 402 received from the TCMO/TCXO clock unit 401.
  • the frequency/temperature deviation indication can be based on a continuous gradient observation. That is, a continuous monitoring of the temperature and/or frequency gradient with respect to time is implemented at the TCMO/TCXO clock unit 401 and the gradient is indicated, i.e. transmitted to the modem/BB processor 203.
  • the hardware design 400 of Fig. 4 is a further improvement compared to the hardware designs 200, 300 described above with respect to Figs. 2 and 3 .
  • the TCMO 401 can give an indication to the modem 203 if it exceeds a certain temperature/frequency deviation and wake-up the modem 203 to interact accordingly. So even with tighter (i.e. shorter) sleep windows, the system can wake up early enough to avoid an omission of, e.g., monitoring the paging channel. Since an omission of monitoring the paging channel would result in a high current consumption due to the need of repetitive searching for the missing burst.
  • the TCMO 401 has all the needed information of temperature/frequency deviation inherently in its system, and it has a good coupling of the temperature sensor to the resonator/oscillator. It is thus outperforming any external temperature measurement unit which would need additional current and area.
  • the frequency/temperature deviation 402 can be constantly reported by measuring the gradient as shown in Fig. 4 .
  • An enhanced arrangement may report the deviation of frequency/temperature 402 of the kHz signal 202 relative to a "level" which is present if the modem 203 enters the sleep state, for example as described in connection with Fig. 5 below. This may be indicated by an according signal 504 routed to the kHz TCMO/TCXO 401. This can be extended not only to the modem 203, but any other device in the system which can make use of such a frequency/temperature deviation 402 of the kHz low-power signal 202.
  • Fig. 5 is a block diagram of an exemplary hardware configuration 500 of a mobile device with temperature compensated kHz clock and frequency/temperature deviation indication relative to a level determined by a sleep state signal.
  • the hardware configuration 500 corresponds to the hardware configuration 400 described above with respect to Fig. 4 .
  • the deviation of temperature and/or frequency of the TCMO/TCXO clock unit 401 relative to a level determined by a sleep state signal 504 are indicated by the T/f deviation indication 402.
  • the sleep state signal 504 is provided by the modem/BB processor 203 to the TCMO/TCXO clock unit 401.
  • the operation time of a battery powered mobile device may be extended by giving a frequency/clock deviation indication 402 to the modem 203 while the modem 203 is in sleep.
  • the mobile device is equipped with a low-frequency/low-power clock 401 (typically kHz and uA current) used during sleep times for time keeping purpose and a high-frequency/full-power clock 207 (typically MHz and mA current) during operation, for example while RF is active.
  • This indication 402 may come from the low-power clock unit 401 which may be a TCMO or TCXO in case of a crystal. This is exceeding any leverage of a potential of an overall central temperature control indication unit in the system to observe temperature behavior while the wireless device (modem 203) is only running from it's low power reference.
  • the frequency/temperature deviation indication according to Fig. 4 or Fig. 5 can also be implemented for the second clock unit 207.
  • Fig. 6 is a block diagram of an exemplary clock device 600 with integrated frequency/temperature deviation indication functionality.
  • the clock device 600 is an exemplary implementation of the first clock unit 201, i.e. the low power clock unit as described above with respect to Figs. 2 and 3 or of the TCMO or TCXO 401 as described above with respect to Fig. 4 and 5 .
  • the clock device 600 includes an oscillator 601, for example a TCMO or a TCXO providing an oscillator signal to a phase-locked loop (PLL) 602.
  • An output of the PLL is optionally passed through a divider 606 and optionally passed through a driver 607 to provide a clock signal 202 at a clock output of the clock device 600.
  • the clock signal 292 may correspond to the low power clock signal 202 described above with respect to Figs. 2 to 5 .
  • the PLL 602 is temperature controlled by a temperature control signal 609 which is provided by a temperature control module 603 configured to control the PLL based on a temperature measurement.
  • a temperature-to-digital (TDC) module 604 provides the temperature measured at the clock unit 600 in digital form to the temperature control module 603.
  • the temperature control module 603 is configured to provide the temperature control signal 609 based on the digital temperature value received from the TDC module 604 by applying some temperature control logic.
  • the temperature control signal 609 depends on the temperature of the clock unit 600.
  • the clock unit 600 further includes a comparator 605, in particular a delta comparator, which is configured to determine a deviation of the temperature control signal 609, either by determining a continuous gradient observation of the temperature control signal 609 as described above with respect to Fig. 4 or by determining a level with respect to a sleep indication signal 504 as described above with respect to Fig. 5 .
  • a comparator 605 in particular a delta comparator, which is configured to determine a deviation of the temperature control signal 609, either by determining a continuous gradient observation of the temperature control signal 609 as described above with respect to Fig. 4 or by determining a level with respect to a sleep indication signal 504 as described above with respect to Fig. 5 .
  • the temperature/frequency deviation 402 is indicated at an output of the comparator.
  • Such clock unit 600 may drastically extend low power phase durations by giving an indication 402 from the low-power kHz TCMO 600 to the Modem/RF 203, 205 in case that the kHz frequency exceeds a certain limit.
  • Some kHz TCMO implementations have temperature measurement unit 604 integrated which is the input to control unit 603 for PLL 602, e.g. a fractional-PLL, to compensate for frequency variation of the oscillator 601, e.g. the MEMS oscillator over temperature.
  • PLL 602 e.g. a fractional-PLL
  • Sleep period duration can be extended by the following extension of those TCMO modules: Before modem 203 goes to sleep (indicated by a signal 504 from modem 203 to TCMO 600), the current PLL counter value will be captured and this value is continuously compared to a prescribed delta value. If during the sleep phase the PLL counter exceeds the delta value (which corresponds to a certain frequency accuracy range of the low-power clock), it will wake up the modem/BB 203. If the temperature is stable, there is no such wake-up trigger and the sleep time of the modem/BB 203 may be very long. This may result in power savings which may be important for wearables and IoT devices, specifically where much longer DRX (discontinuous reception) phases are targeted compared to phone applications.
  • the additional compare unit 605 only results in a minimum current overhead, which is very important as the typical current consumption of such TCMO is in a ⁇ 4uA range.
  • Fig. 7 is a block diagram of an exemplary radio device 700 with frequency/temperature deviation indication functionality.
  • the radio device 700 may be seen as a generalization of the devices described above with respect to Figs. 2 to 6 .
  • the radio device 700 includes a first clock unit 701, a second clock unit 702 and a processor 703.
  • the first clock unit 701 may correspond to the low frequency clock unit 201 described above with respect to Figs. 2 and 3 , the TCMO/TCXO clock unit 401 described above with respect to Figs. 4 and 5 or to the clock unit 600 described above with respect to Fig. 6 .
  • the second clock unit 702 may correspond to the high frequency clock unit 207 described above with respect to Figs. 2 to 5 .
  • the processor 703 may correspond to the modem/BB processor 203 described above with respect to Figs. 2 to 5 .
  • the second clock unit 702 may be coupled with the processor 703 by a RF transmitter, for example a TRX device 205 as described above with respect to Figs. 2 to 5 .
  • the second clock unit 702 is configured to run at a lower clock rate than the first clock unit 701.
  • the first clock unit 701 may be a kHz clock unit while the second clock unit 702 may be a MHz clock unit, for example as shown above with respect to Figs. 2 to 5 .
  • the processor 703 is configured to operate based on the first clock unit 701 in an operation mode and based on the second clock unit 702 in a sleeping mode, for example as described above with respect to Figs. 2 to 6 .
  • the second clock unit 702 is configured to determine at least one of a temperature and frequency deviation of the second clock unit 702 and to indicate the at least one of a temperature and frequency deviation to the processor 701, for example as described above with respect to Figs. 2 to 6 .
  • the processor 703 may be configured to indicate the sleeping mode to the second clock unit 702.
  • the second clock unit may be configured to indicate the at least one of a temperature and frequency deviation depending on the indication of the sleeping mode, for example as described above with respect to Figs. 2 to 6 .
  • the processor 703 may be configured to change from the sleeping mode to the operation mode based on the indication of the at least one of a temperature and frequency deviation.
  • the second clock unit 702 may be configured to determine the at least one of a temperature and frequency deviation based on a gradient measurement of at least one of a temperature and frequency of the second clock unit, for example as described above with respect to Figs. 4 and 6 .
  • the second clock unit 702 may be configured to continuously report the at least one of a temperature and frequency deviation to the processor 701.
  • the second clock unit 702 may be configured to determine the at least one of a temperature and frequency deviation based on a threshold deviation, for example as described above with respect to Figs. 5 and 6 .
  • the second clock unit 702 may be configured to report the at least one of a temperature and frequency deviation when the at least one of a temperature and frequency deviation exceeds the threshold deviation.
  • the second clock unit 702 may include an input configured to receive the threshold deviation, for example as described above with respect to Figs. 5 and 6 .
  • the threshold deviation may indicate at least one of a temperature and frequency deviation level that is present when the processor enters the sleeping mode, for example as described above with respect to Figs. 5 and 6 .
  • the threshold deviation may be predefined.
  • the second clock unit 702 may include a temperature compensated MEMS oscillator, for example as described above with respect to Figs. 4 and 5 .
  • the second clock unit 702 may include: an oscillator 601 including a temperature versus frequency characteristics, a PLL 602 coupled with the oscillator 601, and a temperature control unit 603 configured to provide a temperature control value 609 to a control input of the PLL 602 to compensate for frequency variation of the oscillator 601 over temperature, for example as described above with respect to Fig. 6 .
  • the second clock unit 702 may be configured to determine the at least one of a temperature and frequency deviation based on the temperature control value 609, for example as described above with respect to Fig. 6 .
  • the second clock unit 702 may include a comparator 605 configured to determine the at least one of a temperature and frequency deviation, for example as described above with respect to Fig. 6 .
  • the comparator 605 may be configured to determine the at least one of a temperature and frequency deviation based on at least one of a temperature and frequency of the second clock unit 702 and at least one of a temperature and frequency of the second clock unit 702 previously determined, for example as described above with respect to Figs. 4 and 6 .
  • the comparator 605 may be configured to determine the at least one of a temperature and frequency deviation based on at least one of a temperature and frequency of the second clock unit 702 and a threshold, for example as described above with respect to Figs. 5 and 6 .
  • the second clock unit 702 may be configured to run at a kHz clock rate.
  • the first clock unit 701 may be configured to run at a MHz clock rate, for example as described above with respect to Figs. 2 to 6 .
  • Fig. 8 is a schematic diagram of a method 800 for indicating a temperature and/or frequency deviation.
  • the method 800 includes operating 801 a processor based on a first clock rate of a first clock unit in an operation mode and based on a second clock rate of a second clock unit in a sleeping mode, wherein the second clock rate is lower than the first clock rate.
  • the method 800 further includes determining 802 at least one of a temperature and frequency deviation of the second clock unit.
  • the method 800 further includes indicating 803 the at least one of a temperature and frequency deviation to the processor.
  • the method 800 may further include the functionality of the devices described above with respect to Figs. 2 to 7 .
  • the method 800 may be implemented with a mobile device, in particular a battery-driven device as described above.
  • DSP Digital Signal Processor
  • ASIC application specific integrated circuit
  • Examples described in this disclosure can be implemented in digital electronic circuitry, or in computer hardware, firmware, software, or in combinations thereof, e.g. in available hardware of mobile devices or in new hardware dedicated for processing the methods described herein.
  • the present disclosure also supports a computer program product including computer executable code or computer executable instructions that, when executed, causes at least one computer to execute the performing and computing blocks described herein, in particular the method 800 or the techniques described above with respect to Figs. 2 to 7 .
  • a computer program product may include a computer-readable non-transitory storage medium storing program code thereon for use by a processor, the program code including instructions for performing any of the method 800 or the techniques as described above.
  • Example 1 is a radio device, comprising: a first clock unit; a second clock unit configured to run at a lower clock rate than the first clock unit; and a processor configured to operate based on the first clock unit in an operation mode and based on the second clock unit in a sleeping mode, wherein the second clock unit is configured to determine at least one of a temperature and frequency deviation of the second clock unit and to indicate the at least one of a temperature and frequency deviation to the processor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
EP17170452.1A 2017-05-10 2017-05-10 Verfahren und vorrichtungen, die mindestens eine von einer temperatur- und frequenzabweichung angeben Active EP3402261B1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP17170452.1A EP3402261B1 (de) 2017-05-10 2017-05-10 Verfahren und vorrichtungen, die mindestens eine von einer temperatur- und frequenzabweichung angeben

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP17170452.1A EP3402261B1 (de) 2017-05-10 2017-05-10 Verfahren und vorrichtungen, die mindestens eine von einer temperatur- und frequenzabweichung angeben

Publications (2)

Publication Number Publication Date
EP3402261A1 true EP3402261A1 (de) 2018-11-14
EP3402261B1 EP3402261B1 (de) 2020-06-17

Family

ID=58709805

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17170452.1A Active EP3402261B1 (de) 2017-05-10 2017-05-10 Verfahren und vorrichtungen, die mindestens eine von einer temperatur- und frequenzabweichung angeben

Country Status (1)

Country Link
EP (1) EP3402261B1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023009297A1 (en) * 2021-07-28 2023-02-02 Viasat, Inc. Method and apparatus for operating a tactical data link terminal

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080222440A1 (en) * 2007-03-07 2008-09-11 Stephen Jones Real time clock calibration system
US20160322978A1 (en) * 2013-12-24 2016-11-03 Nordic Semiconductor Asa Improved low-power oscillator

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080222440A1 (en) * 2007-03-07 2008-09-11 Stephen Jones Real time clock calibration system
US20160322978A1 (en) * 2013-12-24 2016-11-03 Nordic Semiconductor Asa Improved low-power oscillator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023009297A1 (en) * 2021-07-28 2023-02-02 Viasat, Inc. Method and apparatus for operating a tactical data link terminal

Also Published As

Publication number Publication date
EP3402261B1 (de) 2020-06-17

Similar Documents

Publication Publication Date Title
US8488506B2 (en) Oscillator settling time allowance
EP1981168B1 (de) Verfahren und Vorrichtung zum Erzeugen von schwingenden Signalen
KR100969260B1 (ko) 저가 및 저정밀 클록을 이용하는 정확한 수면 타이머
US9510289B1 (en) In system calibration of wake up timer
EP2772822B1 (de) Korrekturschaltung und Echtzeittaktschaltung
AU759155B2 (en) Oscillator using calibration means
JP4064150B2 (ja) 無線通信装置及び無線通信装置の制御方法
JP6898903B2 (ja) リアルタイムクロックを備えたトランシーバ装置
EP3402261B1 (de) Verfahren und vorrichtungen, die mindestens eine von einer temperatur- und frequenzabweichung angeben
US20210392600A1 (en) Method and apparatus for calibrating a clock
US9807689B2 (en) Communication device, method and communication system
CN102386945B (zh) 通信设备与无线通信模块
EP4109746A1 (de) Schnellstartkristalloszillator und schnellstartverfahren dafür
US9929737B2 (en) Oscillator arrangement, method, computer program and communication device
WO2021004600A1 (en) Wireless device
US8031010B1 (en) Ruggedized chip scale atomic clock
US6965271B2 (en) Phase-locked loop
KR101128613B1 (ko) 빠른 안정 상태를 갖는 크리스털 오실레이터 및 이의 캘리브레이션 방법
US10788883B2 (en) Timer for low-power communications systems
JP2006238401A (ja) 無線通信装置
WO2024020270A1 (en) Expediting field convergence of frequency-temperature model of resonator oscillators used in transceivers
MXPA06007169A (en) Precise sleep timer using a low-cost and low-accuracy clock

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20170510

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20190913

GRAJ Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted

Free format text: ORIGINAL CODE: EPIDOSDIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTC Intention to grant announced (deleted)
INTG Intention to grant announced

Effective date: 20200107

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602017018163

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1282880

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200715

REG Reference to a national code

Ref country code: DE

Ref legal event code: R082

Ref document number: 602017018163

Country of ref document: DE

Representative=s name: BARDEHLE PAGENBERG PARTNERSCHAFT MBB PATENTANW, DE

Ref country code: DE

Ref legal event code: R081

Ref document number: 602017018163

Country of ref document: DE

Owner name: APPLE INC., CUPERTINO, US

Free format text: FORMER OWNER: INTEL IP CORPORATION, SANTA CLARA, CALIF., US

Ref country code: DE

Ref legal event code: R081

Ref document number: 602017018163

Country of ref document: DE

Owner name: APPLE INC., CUPERTINO, US

Free format text: FORMER OWNER: INTEL IP CORPORATION, SANTA CLARA, CA, US

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200917

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200918

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200617

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200917

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1282880

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200617

RAP2 Party data changed (patent owner data changed or rights of a patent transferred)

Owner name: APPLE INC.

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201019

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201017

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602017018163

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

26N No opposition filed

Effective date: 20210318

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210531

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210531

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210510

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210510

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210531

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20170510

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20240321

Year of fee payment: 8

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240313

Year of fee payment: 8

REG Reference to a national code

Ref country code: GB

Ref legal event code: 732E

Free format text: REGISTERED BETWEEN 20240704 AND 20240710

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200617